CYASM ASSEMBLER USER'S GUIDE VERSION 1.77

March 3, 1998

Cypress Semiconductor Corp 19825 – 141st Pl NE Woodinville, WA 98072 Tel: 425-398-3400

Fax: 425-398-3399

1. Installing the Cyasm assembler

The floppy disk included with distribution contains the cyasm.exe and sample source files. Copy the executable to a working directory or a directory included in your search path.

2. Running Cyasm

The assembler is run by entering the following command:

```
cyasm sourcefile.asm -b -t nn
```

The assembly language instructions reside in *sourcefile*, which has a '.asm' file name extension. The .asm extension does not need to be included in the command line. The full path including disk and directory names may be included in the source file name.

Three options may be included on the command line:

-b	Brief	Suppresses warning messages for operands out of range and xpage crossings.
-t nn	Tab	Sets the tab spacing in the listing file to nn, where nn is a positive integer.

Running the assembler will result in the creation of three files: *sourcefile*.rom, *sourcefile*.lst and *sourcefile*.hex.

- sourcefile.rom ROM object file
 sourcefile.lst listing file
 sourcefile.hex EPROM programming file
- For example, assembling testfile.asm produces the following output:

The assembler may be halted at any time during a run by pressing <Ctrl C>.

3. The Microprocessor

The M8 is an 8 bit microprocessor core. It supports 8 bit operations, and has been optimized to be small and fast. There are two versions of this microprocessor, the A and B version. The A version is only used in a limited number of older products, and it supports a smaller instruction set. The B version is newer and has extra instructions. The directive 'CPU' is used to specify the target microprocessor core.

The Internal registers are: the accumulator 'acc'; the index register 'X'; the data stack pointer 'dsp'; the program stack pointer 'psp'; the program counter 'pc'. All registers are 8 bits wide except pc which is composed of two 8 bit registers (pcl and pch) which together form a 16 bit register. The lower 6 bits of pch and all 8 bits of pcl form a 14 bit address to program memory. When the pc is pushed on the stack, Bit 7 of the pch stores the carry flag ('cf') and bit 6 of the pch stores the zero flag ('zf').

pch													p	cl				
	7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0	
	cf	zf	a	a	a	a	a	a	Ì	a	a	a	a	a	a	a	a	ĺ

Upon reset, *dsp* and *psp* are reset to 0x00. The *dsp* grows down, with a pre-decrement, while the *psp* grows upward with post-increment. Using a separate program stack simplifies data stack management, and provides efficient function calls.

All instructions are 1 or 2 bytes wide and are fetched from program memory, in a separate address space from data memory or IO. The second byte of an instruction is an 8 bit constant, referred to as the instruction data byte or operand. The instruction data byte is used in four different ways: as an immediate value, as a direct or offset Data RAM address, or as the lower byte of a 12 bit Program ROM address.

There are two flag bits: zf the zero flag and cf a carry / borrow flag. The flags are affected by arithmetic operations, logic and shift operations, the INDEX instruction and the JACC instruction. The manner in which each flag is changed is dependent upon the instruction being executed. Section 6 Instruction Set includes information about how each instruction affects the flags.

3.1 Address Spaces

There are three separate address spaces implemented in the CYASM assembler: IO, data RAM, and program memory. The IO space is accessed through the IORD and IOWR instructions. There are 8 address bits available to access the IO space. The data RAM contains the data stack, program stack, and space for variable storage. All the read and write instructions as well as instructions which operate on the stacks use data RAM. Data RAM addresses are 8 bits wide, although for RAM sizes 128 bytes or smaller not all bits are used.

The program memory is organized into 256 byte pages, such that the *pch* register contains the memory page number and the *pcl* register contains the offset into that memory page. The assembler automatically inserts an XPAGE instruction on the last location of a page to increment the page number (*pch*) in the program counter. This has the effect of moving the user assembly instruction that would have been last on one page into the first location of the next page. For two byte instructions starting two bytes from the end of a page a NOP is placed before the XPAGE so both bytes of the instruction are forced onto the next page. Automatic XPAGE insertion may be controlled with the XPAGEON and XPAGEOFF assembler directives.

The INDEX instruction has one operand which is the lower part of the base address of a ROM table. The lower nibble of the INDEX opcode forms the upper part of the base address, yielding a 12 bit address range. The offset into the table is taken as the value of the accumulator when the INDEX instruction is executed. The maximum readable table size when using a single INDEX instruction is limited by the range of the accumulator to 256 bytes. An example of using an INDEX instruction is shown below.

```
tab1: DS "hello" ;define a table called tab1

MOV A, 04

INDEX tab1 ;fetch the 5th byte ("o") from table tab1.
```

The program memory holds the user program, as well as and data tables referenced by the INDEX instruction. INDEX, CALL (opcode 9xh) and all jump instructions have a 12 bit address range and are thereby limited to a range of 4K (see section 3.2 Instruction Format), yet the B version supports EPROM sizes up to 8K. In order to circumvent the 4K limitation, the B version includes a second CALL instruction (opcode 5xh) that allows access to anywhere in the upper 4K of the 8K EPROM.

The XPAGE instruction is the only method other than the CALL instruction for accessing the upper 4K range of an 8K EPROM. After an XPAGE instruction has been used to cross the boundary there is then no way to return back to the lower 4K region (other than another XPAGE instruction at the top of the upper 4K range). For this reason the CALL/RET is the suggested method for utilizing the upper 4K of code space.

During a CALL to the upper 4K, the lower 4K is not accessible by either the jump or INDEX instructions, nor is it possible to make a CALL from the upper 4K to the lower 4K. After a call into the upper 4K, access to the lower 4K is restored by the RET or RETI instructions; at that point the upper 4K is again not accessible. The following table shows which operations are allowed. Please note that interrupt service routines do continue to operate normally regardless of the upper/lower state at the time of the interrupt. ISRs must be located in the lower 4K range and the RETI at the end of the ISR properly returns control to either the upper or lower 4K range.

Control flow for B version microcontroller with 8K EPROM

Instruction Type	Low 4K to Low 4K	Low 4K to High 4K	High 4K to Low 4K	High 4K to High 4K
JACC, JC, JMP, JNC, JNZ, JZ	Yes	No	No	Yes
CALL	Yes	Yes	No	Yes
	(9x opcode)	(5x opcode)		(5x Opcode)
RET, RETI	Yes	Yes	Yes	Yes
INDEX	Yes	No	No	Yes
XPAGE	All but	Last page	Last Page	All but
	last page			last page

The assembler examines the destination of the CALL and automatically chooses the correct opcode. If an attempt is made to do a jump, CALL or INDEX instruction that illegally crosses the 4K boundary, the assembler will flag that operation as an error.

3.2 Instruction Format

Instruction addressing is divided into two groups: (1) Logic, arithmetic and data movement functions; (2) jump and call instructions. (For the purpose of the following discussion, the INDEX opcode is grouped as a jump instruction) In the following descriptions a "0" or "1" indicates the opcode group, a "c" indicates other bits used to define opcodes, and an "a" indicates bits used to store an address or data value.

Logic, arithmetic and data movement functions are one or two byte instructions. The first byte of the instruction contains the opcode, for that instruction. In two byte instructions, the second byte contains either a data value or an address. The format for logic, arithmetic and data movement instructions:

Single byte instruction

7	6	5	4	3	2	1	0
0	0	С	С	С	С	С	С

Double bye instruction

	Instruction Byte							Instruction Data Byte								
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
0	0	c	c	c	С	С	c		a	a	a	a	a	a	a	a

All jumps, plus the CALL and the INDEX are 2 byte instructions. The opcode is contained in the upper 4 bits of the first instruction byte, and the destination address is stored in the remaining 12 bits. For memory sizes larger than 4 Kbytes, destination address bits above the lower 12 will be the same as the those in the pc at the time the instruction is executed. The format for jump instruction:

Instruction Byte 7 6 5 4 3 2 1 0 1 c c c a a a a							Instruction Data Byte								
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1	c	С	С	a	a	a	a	a	a	a	a	a	a	a	a

3.3 Addressing Modes

Three addressing modes are supported - Immediate, Direct and Indexed. The address mode is inferred from the syntax of the assembly code. The square brackets, [] are used to denote one level of indirection. The three modes are illustrated in the following examples:

Immediate:

The immediate addressing mode is identified by a value without square brackets in the operand field. Immediate addressing causes the operand itself to be used as a value in the operation.

ADD A, 7 ;In this case the value 7 is added to the accumulator.

Direct:

The direct addressing mode is identified by a value within square brackets in the operand field. This mode causes the Data RAM value which is addressed by the operand to be used in the operation.

ADD A, [7] ;In this case the value in location 7 of the Data RAM is added to the ;accumulator.

Indexed:

The indexed addressing mode is identified by the "[X+ value]" syntax. This mode uses the value of the X register as a base address and the operand as the offset to access locations in the Data RAM. This addressing mode is useful for indexing into a block of data within the Data RAM.

ADD A, [X+7] ;In this case, 7 is added to the current value of X register to form the ;address. This address is then used to access the Data RAM value ;which is to be added to the accumulator.

3.4 Destination of Instruction Results

The result of a given instruction is stored in the entity which is placed next to the opcode in the assembly code. This allows for a given result to be stored in a location other than the accumulator. Direct and Indexed addressed Data RAM locations, as well as the X register are additional destinations for some instructions. The AND instruction is a good illustration of this feature:

Syntax	Operation
AND A, expr	$acc \leftarrow acc \& k$
AND A, [expr]	$acc \leftarrow acc \& [k]$
AND A, $[X + expr]$	$acc \leftarrow acc \& [X + k]$
AND [expr], A	$[k] \leftarrow acc \& [k]$
AND [X+ expr], A	$[X+k] \leftarrow acc \& [X+k]$

The ordering of the entities within the instruction determines where the result of the instruction is stored. In this example, the last two cases perform the same operation as the previous two. The difference is the destination of the instruction.

4. Assembly Source File Syntax

Assembly language instructions reside in files with '.asm' extensions. Instructions have one operation on a single line, each with the following format. The maximum line length is 255 characters. Each keyword is separated by white spaces.

Syntax: label: MNEMONIC operands ;comment

Label

is a case sensitive set of alpha numeric characters and "_" followed by a colon ":". A label may be up to 127 characters long. If used as shown in the Syntax line a label will be assigned a value, but labels may also be used as operands. A label is assigned the value of the current program counter unless it defined on a line with an EQU directive. Labels can be included on any line, including blank lines, but are required within an EQU directive. A label may only be defined once in an assembly program, but may be used as an operand multiple times.

If the label begins with the '.' character then that label is has only local scope and/or existance between two global labels, ie. labels that do not begin with a '.'. These local labels can re-use the same names within differing global scope.

Wait: mov a,10 ; First global label

.lp1: dec A

jnz .lp1 ; refers to local '.lp1' above

ret

Next: mov A,20 ;Second global label

.lp1: dec A

jnz .lp1 ; refers to local '.lp1' after 'Next'

ret

Last:

In the above example the label '.lp1' is reused and is unique in both uses. This feature allows files to be included such that label use conflicts are reduced.

Local labels are restricted to use between global labels, ie. one can not use one before a global label has been defined, and there must be at least one global label after the last local label.

MNEMONIC

is an assembly instruction, an assembler directive, or a user defined macro name. All are defined in more detail in section 7 Instruction Set and section 6 Assembler Directives. There can be 0 or 1 MNEMONIC on a line of assembly code. MNEMONICs, with the exception of macro names, are case insensitive.

Operands

either specify the addressing mode for an instruction as described in sections 3.3 and 3.4, or are an expression which specifies a value used by an instruction. The number and type of operands accepted on a line depends on the MNEMONIC on that line. See section 6 Assembler Directives and section 7 Instruction Set for information on operands accepted by specific MNEMONICs. A line with no MNEMONIC must have no operands.

Expressions

may be constructed using a number of algebraic and logical operators with any of the operand types listed in the next section. The order of precedence of the expression operators is:

Ι.	Bitwise Complement	~
2.	Multiplication	*
	Division	/
3.	Addition	+
	Subtraction	-
4.	Bitwise AND	&
5.	Bitwise XOR	٨
6.	Bitwise OR	

Parenthesis may be used to force lower precedence operations to be executed first.

Operand Types

<u>Labels</u> used as operands are replaced with their defined value. Definitions may be made anywhere within the source file as described in the section on labels above. The colon following a label does not need to be included when used as an operand.

<u>Constants</u> are specified as either binary, decimal, hexadecimal, or character. The radix for a number is specified by a letter following the number: b for binary, d for decimal, h for hexadecimal. If no radix is specified it is assumed to be decimal. For example 1010b, 10d, 10, and Ah are all equivalent.

Character constants are enclosed by single quotes and have the ASCII value of the character. One or two characters may be included in quotes to form an 8 bit or 16 bit value. The backslash \ is used as an escape character. To enter a single quote ' as a character type \', to enter a \ type \\. Some character contstant examples: 'A' has the value of 41h, 'AB' has the value 4142h, and '\' has the value (the ASCII value of ').

 $\underline{\$}$ is replaced by the value of the program counter. For example, the instruction JMP \$ is a Jump instruction that jumps to itself.

Comment

is anything following a semicolon ";" or a double slash "//" to the end of a line. A comment is usually used to explain the assembly code and may be placed anywhere in the source file. Comments are ignored by the assembler, however they are written to the listing file.

5. List File Format

When cyasm is run on an assembly file a listing file with a .lst extension is created. The listing shows how the assembly program was mapped into actual memory values. It also provides a listing of errors and warnings, and a reference table of labels.

Below is a small assembly program (example.asm) and its listing (example.lst).

example.asm:

```
JMP START

DB 3FAh

;only a comment on this line

ORG 20h
;set program counter to 20h

START: MOV a, 16d
```

example.lst:

```
CYASM Version 1.77
For A and B series Microprocessors
(C) 1998 Cypress Semiconductor Corp.
0000 80 20 [05]
                   JMP START
**** Warning : '3FAh' is larger than a byte.
0002 FA
        [00]
                  DB 3FAh
0003
                                 ; only a comment on this line
                    ORG 20h
0020
                                ;set program counter to 20h
0020 19 10 [04] START: MOV a, 16d
CheckSum = 01C3
Warnings = 1
Errors = 0
Product: CPU=64, RAM=256 bytes, ROM=8K bytes
 Value Label
                       # Uses
____
     -----
 20
     START
                         1
```

The first column of the listing file shows the address at which the instruction is stored. The next two columns show the opcode and operand for that instruction. The exceptions to this are the define directives (see section 6), which place defined data in each of these columns, and instructions with no operands for which column three will be left blank. The number of clock cycles required to execute the instruction is next shown in square brackets. Then the source code line corresponding to the previous information is displayed. Any warnings and errors are shown above the line that caused them.

Following the body of the listing is a checksum, a count of warnings and errors and is the symbolic reference table. Every label defined in the assembly program is included in the symbol table. The value assigned to a label is shown alongside a count of the number of times the label is used. If a label is defined by an EQU directive (see section 6) an '=' is included between the value and label name.

As an example look at the first line of the listing file. On the right is the 'JMP RESET' from the source code. At memory location 0000 the opcode for the jump (80) is placed. At memory location 0001 a 20 is placed as the operand for the jump. The value of the operand 'RESET' can be checked in the reference table at the end of the listing. The next line of the listing is an example of a warning. In this case the operand value of the following define byte (DB) assembler directive is larger than an eight bit value. Column two of the listing line for the DB shows that the assembler used the rightmost eight bits (FA) of the operand.

6. Assembler Directives

The CYASM assembler allows the assembler directives listed below.

• CPU Product specification

• DB Define Byte

DS Define ASCII String
 DSU Define UNICODE String
 DW Define Word (2 bytes)

• DWL Define Word with little endian ordering

EQU Equate label to variable value

• FILLROM Define unused program memory value

INCLUDE Include source file
 MACRO Macro definition

ORG Origin

XPAGEON Xpage enableXPAGEOFF Xpage disable

CPU - Product specification

The CPU directive specifies to the assembler the resources available within the Microcontroller.

Syntax: CPU productName ;comment

Example: CPU 63413 ; Keyboard product

DB - Define Byte

The define byte directive reserves a byte of ROM and assigns the specified value to the reserved byte. This directive is useful for creating tables in ROM.

Syntax: label: DB operand1, operand2, ... operand(n); comment

The operands may be constant or a label. The number of operands in a DB statement can be zero to as many as will fit on the source line. Below is a sample listing of an assembled set of DB directives

DS - Define ASCII String

The define string directive stores a string of characters as ASCII values. The string must start and end with quotation marks "".

Syntax: label: DS "String of characters" ;comment

The string is stored character by character in ASCII hex format. The listing file shows the first two ASCII characters on the line with the source code. The backslash character \setminus is used in the string as an escape character. The \setminus is not assembled as part of the string, but the character following it is, even if it is a \setminus . A quotation mark "can be entered into the middle of a string as \setminus ".

The remaining characters are shown on the following line. The string is not null terminated. To create a null terminated string, follow the DS with a DB. Below is a sample listing for a define ASCII string directive with a DB for a null terminated string.

```
00D8 41 42 ... DS "ABCDEFGHIJK"
43 44 45 46 47 48 49 4A 4B
00E3 00 [00] DB 0
```

DSU - Define UNICODE String

The define UNICODE string directive stores a string of characters as UNICODE values with little endian byte order. The string must start and end with quotation marks "".

```
Syntax: label: DSU "String of characters" ;comment
```

The string is stored character by character in UNICODE format. Each character in the string is stored with the low byte followed by the high byte. The backslash character \setminus is used in the string as an escape character. The \setminus is not assembled as part of the string, but the character following it is, even if it is a \setminus . A quotation mark "can be entered into the middle of a string as \setminus ".

The listing file shows the first character on the line with the source code. The remaining characters are shown on the following line. The string is not null terminated. Below is a sample listing of an assembled define UNICODE string directive.

```
08FE 41 00 ... DSU "ABCDE"
42 00 43 00 44 00 45 00
```

DW - Define Word

The define word directive reserves two bytes of ROM and assigns the specified words to the reserved two bytes. This directive is useful for creating tables in ROM.

```
Syntax: label: DW operand1, operand2, ... operand(n); comment
```

The operands may be constant or a label. The number of operands in a DW statement is only limited by the length of the source line. Below is a sample listing of an assembled set of DW directives.

```
      00D1 FF FE [00] tab2:
      DW
      -2

      00D3 01 DF [00]
      DW
      01DFh

      00D5 00 11 [00]
      DW
      x

      00D7
      x:
      EQU
      11h
```

DWL - Define Word, Little Endian Ordering

The define word directive reserves two bytes of ROM and assigns the specified words to the reserved two bytes, swapping the upper and lower bytes.

```
Syntax: label: DW operand1, operand2, ... operand(n); comment
```

The operands may be constant or a label. The number of operands in a DW statement is only limited by the length of the source line. Below is a sample listing of an assembled set of DW directives.

```
00D1 FE FF [00] tab3: DW -2
00D3 DF 01 [00] DW 01DFh
00D5 11 00 [00] DW y
00D7 y: EQU 11h
```

EQU -- Equate Label

The equate (EQU) directive is used to assign an integer value to a label.

Syntax: label: EQU operand; comment

The label and operand are required for an EQU directive. The operand must be a constant or label or \$ (program counter). Each EQU directive may have only one operand and if a label is defined more than once an assembly error will occur. Below is a sample listing of an assembled set of EQU directives.

00D4 10	[00]	DB	ZZ	
00D5 00 11	[00]	DW	YY	Example of how label is used
00D7	xx:	EQU	10h	
00D7	yy:	EQU	11h	
00D7	zz:	EQU	xx	

FILLROM - Define unused program memory value

The fillrom directive is used to force all unused bytes of program memory to a specified value.

Syntax: label: FILLROM value ;comment

Every byte of program memory which is not otherwise used will be assigned the value following the FILLROM directive. Only one FILLROM statement will be used to fill all unused locations.

INCLUDE - Include source file

The include directive is used to include additional source files into the main file being assembled.

Syntax: label: INCLUDE "source_file" ;comment

Once an include directive is encountered the assembler reads in the new source file (source_file) until either another INCLUDE is encountered or the end of file is found. When an end of file is encountered, the assembler resumes reading the previous file immediately following the INCLUDE directive. In other words INCLUDE directives cause nesting of source code being assembled. The source_file specified should contain a full path name if it does not reside in the current directory.

MACRO - Macro Definition Start

ENDM - Macro Definition End

The macro and endm directives are used to specify the start and end of a macro definition.

Definition Syntax: label: MACRO macroname parm1,parm2,...,parm(n) ;comment

macro body consisting of lines of CYASM code

ENDM

Call Syntax: label: macroname value1,value2,...,value(n) ;comment

The lines of code defined between a MACRO statement and an ENDM statement are not directly assembled into the program. Instead they form a macro which may later be substituted into the code by a macro call. Following the MACRO directive is the name used to call the macro as well as a list of parameters. Each of the parameters is a string which can be used in the macro body as an operand, either alone or as part of an expression. In a macro call each time a parameter is used in the macro body it will be replaced by the corresponding value from the macro call. Any labels defined in a macro will have a #n, where n is a unique number for each macro call, appended. This makes the label unique each time the macro is used.

One example of a macro is the variable delay loop shown below.

```
Macro definition from source file:
```

```
MACRO wait delay
MOV a,delay
loop: DEC a
JNZ loop
ENDM
```

Macro call from source file:

wait 50

Macro instantiation from the listing file:

```
**** MACRO **** wait 50
00D7 19 32 [04] MOV a,50
00D9 25 [04] loop#1: DEC a
00DA B0 D9 [05] I JNZ loop#1:
```

A macro must be defined earlier in the assembly file than it is called. Macro definitions may not be nested, but macros that are already defined may be used in following macro definitions.

ORG - Program Counter Origin

The origin (ORG) directive allows the programmer to set the value of the program counter during assembly. This is most often used to set the start of a table in conjunction with the define directives DB, DS and DW.

```
Syntax: label: ORG operand; comment
```

The operand is required for an ORG directive and may be an integer constant, a label or \$ (\$ indicates the program counter). The assembler does not keep track of areas previously defined and will not flag overlapping areas in a single source file. Below is a sample listing of an assembled set of DB directives.

```
      00D1
      ORG
      00D1h

      00D1
      03
      [00]
      DB
      3

      00FD
      ORG
      00FDh
```

XPAGEOFF - Disable XPAGE Insertion

The XPAGEOFF directive disables the automatic insertion of XPAGE instructions at page breaks. Most often this is useful when defining ROM tables or jump tables.

Syntax: label: XPAGEOFF

Following the XPAGEOFF directive the assembler will not insert XPAGE and NOP instructions at program memory page crossings until an XPAGEON directive is encountered. The assembler defaults to XPAGE insertion on at the top of the file.

XPAGEON - Enable XPAGE Insertion

The XPAGEON directive enables the automatic insertion of XPAGE instructions at page breaks. Most often this is useful when defining ROM tables or jump tables.

Syntax: label: XPAGEON

The XPAGEON directive the enables automatic insertion XPAGE and NOP instructions at page breaks after an XPAGEOFF directive has disabled it. The assembler defaults to XPAGE insertion on at the top of the file.

7. Instruction Set

The following notation will be used throughout this section of the document:

acc Accumulator expr expression k operand value X X register

ADD Add without Carry ADD

Syntax:Operation:ADD A, expr $acc \leftarrow acc + k$ ADD A, [expr] $acc \leftarrow acc + [k]$ ADD A, [X + expr] $acc \leftarrow acc + [X + k]$

Description: Adds a value; k, [k] or [X+k] to the contents of the accumulator and places the result in

the accumulator.

Condition Flags:

CF: Set if, treating the numbers as unsigned, the result > 255; cleared otherwise.

ZF: Set if the result is zero; cleared otherwise.

Source	N	Machine Code	Cycles
Format	Opcode	Operand	
ADD A, expr	01h	Immediate byte	4
ADD A, [expr]	02h	Direct address byte	6
ADD A, [X+expr]	03h	Offset byte	7

ADC Add with Carry ADC

Syntax: Operation:

ADC A, expr $acc \leftarrow acc + k + cf$ ADC A, [expr] $acc \leftarrow acc + [k] + cf$ ADC A, [X + expr] $acc \leftarrow acc + [X + k] + cf$

Description: Adds the content of the carry bit along with the contents of the accumulator to a value; k,

[k] or [X+k] and places the result in the accumulator.

Condition Flags:

CF: Set if, treating the numbers as unsigned, the result > 255; cleared otherwise.

ZF: Set if the result is zero; cleared otherwise.

Source	l I	Cycles	
Format	Opcode	Operand	
ADC A, expr	04h	Immediate byte	4
ADC A, [expr]	05h	Direct address byte	6
ADC A, [X+expr]	06h	Offset byte	7

AND Bitwise AND AND

 $\begin{array}{lll} \textbf{Syntax:} & \textbf{Operation:} \\ \textbf{AND A, expr} & \text{acc} \leftarrow \text{acc \& k} \\ \textbf{AND A, [expr]} & \text{acc} \leftarrow \text{acc \& [k]} \\ \textbf{AND A, [X + expr]} & \text{acc} \leftarrow \text{acc \& [X + k]} \\ \textbf{AND [expr], A} & \text{[k]} \leftarrow \text{acc \& [k]} \\ \textbf{AND [X + expr], A} & \text{[X + k]} \leftarrow \text{acc \& [X + k]} \\ \end{array}$

Description: A bitwise AND of a value; k, [k] or [X+k] and the contents of the accumulator. The

result is placed in either the accumulator, [k] or [X+k] according to the field just to the

right of the opcode.

Condition Flags:

CF: Always cleared.

ZF: Set if the result is zero; cleared otherwise.

Source	I	Cycles	
Format	Opcode	Operand	
AND A, expr	10h	Immediate byte	4
AND A, [expr]	11h	Direct address byte	6
AND A, [X+expr]	12h	Offset byte	7
AND [expr], A	35h	Direct address byte	7
AND [X+ expr], A	36h	Offset byte	8

ASL Arithmetic Shift Left ASL

Syntax: ASL A or ASL

Description: Shifts all bits of the accumulator one place to the left. The most significant bit of the

accumulator is loaded into the CF flag. Bit 0 is loaded with a zero.

Condition Flags:

CF: Set if the MSB of the accumulator was set, before the shift, cleared otherwise.

ZF: Set if the result is zero; cleared otherwise.


Source	Machine Code		Cycles
Format	Opcode	Operand	
ASL	3Bh		4

ASR

Arithmetic Shift Right

ASR

Syntax: ASR or ASR A



Description:

Operation:

Shifts all bits of the accumulator one place to the right. Bit 0 of the accumulator is loaded into the CF flag. Bit 7 remains the same.

Condition Flags:

CF: Set if LSB of the accumulator was set, before the shift, cleared otherwise.

ZF: Set if the result is zero; cleared otherwise.

Source	Machine Code		Cycles
Format	Opcode	Operand	
ASR	3Ch		4

CALL Call Function CALL

Syntax: CALL address

Operation: $[psp] \leftarrow pc$

$$psp \leftarrow psp + 2$$

$$pc \leftarrow k$$

Description: Executes a jump to a subroutine starting at the address given as an operand. The Program

counter (pc) is pushed onto the program stack without disturbing the data stack. The zero flag (zf) and carry flag (cf) are pushed along with the pc. The program stack pointer is

incremented. The program counter is loaded with the address value.

Condition Flags:

Source		Cycles	
Format	Opcode	Operand	
CALL addr	9xh	address byte (first 4K ROM)	10
CALL addr	5xh	address byte (second 4K ROM, B CPUs only)	10

CMP

Non-destructive Compare

CMP

Syntax:Operation:CMP A, expr $cf \leftarrow acc - k$ CMP A, [expr] $cf \leftarrow acc - [k]$ CMP A, [X + expr] $cf \leftarrow acc - [X + k]$

Description: Subtracts a value; k, [k] or [X+k] from the contents of the accumulator and sets the flag

bits. The contents of the accumulator are unaffected.

Condition Flags:

CF: Set if the accumulator contents < operand value; cleared otherwise.

ZF: Set if the result is zero; cleared otherwise.

Source	Machine Code		Cycles
Format	Opcode	Operand	
CMP A, expr	16h	Immediate byte	5
CMP A, [expr]	17h	Direct address byte	7
CMP A, [X+expr]	18h	Offset byte	8

CPL Complement accumulator CPL

Syntax: CPL A or CPL

Operation: $acc \leftarrow \overline{acc}$

Description: Replace each bit in the accumulator with its complement.

Condition Flags:

CF: Always set.

ZF: Set if the result is zero; cleared otherwise.

Source	M	Machine Code		
Format	Opcode	Operand		
CPL A	3Ah		4	

DEC Decrement DEC

Syntax:Operation:DEC A $acc \leftarrow acc - 1$ DEC X $X \leftarrow X - 1$ DEC [expr] $[k] \leftarrow [k] - 1$ DEC [X+ expr] $[X+k] \leftarrow [X+k] - 1$

Description: Subtract one from the contents of a register or Data RAM location. The field to the right

of the opcode determines which entity is effected: accumulator; X register; direct or

index addressed Data RAM location.

Condition Flags:

CF: Set if the result is -1; cleared otherwise. ZF: Set if the result is zero; cleared otherwise.

Source	1	Cycles	
Format	Opcode	Operand	
DEC A	25h		4
DEC X	26h		4
DEC [expr]	27h	direct address byte	7
DEC [X+ expr]	28h	offset address byte	8

DI Disable Interrupts DI

Syntax: DI B CPU only

Operation: None

Description: Disables interrupts.

Condition Flags:

CF: Carry flag unaffected. ZF: Zero flag unaffected

Source	Machine Code		Cycles
Format	Opcode	Operand	
DI	70h		4

EI Enable Interrupts EI

Syntax: EI B CPU only

Operation: None

Description: Enables interrupts.

Condition Flags:

Source	Machine Code		Cycles
Format	Opcode	Operand	
EI	72h		4

HALT Halt execution HALT

Syntax: HALT
Operation: None

Description: Halts execution of the processor core until the occurrence of a reset - Watchdog, POR or

USB

Condition Flags:

CF: Carry flag unaffected. ZF: Zero flag unaffected

Source	Machine Code		Cycles
Format	Opcode	Operand	
HALT	00h		7

INC Increment INC

Syntax:Operation:INC A $acc \leftarrow acc + 1$ INC X $X \leftarrow X + 1$ INC [expr] $[k] \leftarrow [k] + 1$ INC [X+ expr] $[X+k] \leftarrow [X+k] + 1$

Description: Add one to the contents of a register or Data RAM location. The field to the right of the

opcode determines which entity is effected: accumulator; X register; direct or index

addressed Data RAM location.

Condition Flags:

CF: Set if value after the increment is 0; cleared otherwise.

ZF: Set if the result is zero; cleared otherwise.

Source	I	Machine Code		
Format	Opcode	Operand		
INC A	21h		4	
INC X	22h		4	
INC [expr]	23h	direct address byte	7	
INC [X+ expr]	24h	offset address byte	8	

INDEX Table Read INDEX

Syntax: INDEX address

Operation: $acc \leftarrow ROM[addr + acc]$

Description: Places the contents of ROM location indexed by the sum of the accumulator and the

address operand, into the accumulator.

Condition Flags:

CF: Set if computed address is on a different page from the base address; cleared

otherwise.

ZF: Set if the low byte of the computed address is 00; cleared otherwise.

Source	I	Cycles	
Format	Opcode	Operand	
INDEX address	Fxh	address byte	14

IPRET IO Write, Pop, and Return (A CPU only) IPRET

Syntax: IPRET address

Operation: $IO[address] \leftarrow acc$, POP acc, RET

Description: Places the contents of the accumulator into IO location indexed the by address, then pop

the accumulator from the data stack, then return from interrupt.

Condition Flags:

CF: Carry restored to the value that was pushed onto the program stack. ZF: Zero restored to the value that was pushed onto the program stack.

Source		Machine Code		
Format	Opcode	Operand		
IPRET address	1Eh	address byte	13	

IORD Read IO IORD

Syntax: IORD address Operation: $acc \leftarrow IO[k]$

Description: Places the contents of IO location indexed the by address operand into the accumulator.

Condition Flags:

Source	Machine Code		Cycles
Format	Opcode	Operand	
IORD address	29h	address byte	5

IOWR Write IO IOWR

Syntax: IOWR address

Operation: $IO[k] \leftarrow acc$

Description: Place the contents of the accumulator into the IO location indexed by the address

operand.

Condition Flags:

CF: Carry unaffected. ZF: Zero unaffected.

Source	Machine Code		Cycles
Format	Opcode	Operand	
IOWR address	2Ah	address byte	5

IOWX Indexed IO Write IOWX

Syntax: IOWX [x + address]

Operation: $IO[x + k] \leftarrow acc$

Description: Place the contents of the accumulator into the IO location given by the sum of the index

register and the address operand.

Condition Flags:

CF: Carry unaffected. ZF: Zero unaffected.

Source	Machine Code		Cycles
Format	Opcode	Operand	
IOWX address	39h	address byte	6

JACC Jump Accumulator JACC

Syntax: JACC address Operation: $pc \leftarrow acc + k$

Description: Jump unconditionally to the address computed by the sum of the accumulator and the 12

bit address operand. The accumulator is not affected by this instruction.

Condition Flags:

CF: Set if computed address is on a different page from the base address; cleared

otherwise.

ZF: Set if the low byte of the computed address is 00; cleared otherwise.

Source	ı	Machine Code		
Format	Opcode	Operand		
JACC address	Exh	address byte	7	

JC Jump if Carry JC

Syntax: JC address

Operation: if CF=1, then $pc \leftarrow k$

Description: If the carry flag is set, then jump to the address (place the address in the program

counter).

Condition Flags:

CF: Carry flag unaffected. ZF: Zero flag unaffected.

Source	N	Cycles	
Format	Opcode	Operand	
JC address	Cxh	address byte	5

JMP Jump JMP

Syntax: JMP address

Operation: $pc \leftarrow k$

Description: Jump unconditionally to the address (place the address in the program counter).

Condition Flags:

CF: Carry flag unaffected. ZF: Zero flag unaffected.

Source	I	Cycles	
Format	Opcode	Operand	
JMP address	8xh	address byte	5

JNC Jump if No Carry JNC

Syntax: JNC address

Operation: if CF=0 then $pc \leftarrow k$

Description: If the carry flag is not set, then jump to the address (place the address in the program

counter).

Condition Flags:

Source	Machine Code		Cycles
Format	Opcode	Operand	
JNC address	Dxh	address byte	5

JNZ Jump if Not Zero JNZ

Syntax: JNZ address

Operation: if ZF=0 then $pc \leftarrow k$

Description: If the zero flag is not set then jump to the address (place the address in the program

counter).

Condition Flags:

CF: Carry flag unaffected. ZF: Zero flag unaffected.

Source	N	Cycles	
Format	Opcode	Operand	
JNZ address	Bxh	address byte	5

JZ Jump if Zero JZ

Syntax: JZ address

Operation: if ZF=1 then $pc \leftarrow k$

Description: If the zero flag is set then jump to the address (place the address in the program counter).

Condition Flags:

Source	I	Cycles	
Format	Opcode	Operand	
JZ address	Axh	address byte	5

MOV Move MOV

Syntax: Operation: MOV A, expr $acc \leftarrow k$ MOV A, [expr] $acc \leftarrow [k]$ MOV A, [X + expr] $acc \leftarrow [X + k]$ MOV [expr], A $[k] \leftarrow acc$ MOV [X + expr], A $[X + k] \leftarrow acc$ MOV X, expr $X \leftarrow k$ MOV X, [expr] $X \leftarrow [k]$ MOV X, A $X \leftarrow acc$

MOV X, A $X \leftarrow acc$ B CPUMOV A,X $acc \leftarrow X$ B CPUMOV PSP,APSP $\leftarrow acc$ B CPU

Description: This instruction allows for a number of combinations of moves. Immediate, direct and

indexed addressing is supported. All moves involve either the accumulator or the \boldsymbol{X}

register.

Condition Flags:

CF: Carry flag unaffected. ZF: Zero flag unaffected.

Source	N	Cycles	
Format	Opcode	Operand	
MOV A, expr	19h	Immediate byte	4
MOV A, [expr]	1Ah	Direct address byte	5
MOV A, [X+expr]	1Bh	Offset byte	6
MOV [expr], A	31h	Direct address byte	5
MOV [X+ expr],A	32h	Offset byte	6
MOV X, expr	1Ch	Immediate byte	4
MOV X, [expr]	1Dh	Direct address byte	5
MOV A,X	40h		4
MOV X,A	41h		4
MOV PSP,A	60h		4

NOP No Operation NOP

Syntax: NOP Operation: none

Description: This one byte instruction performs no operation.

Condition Flags:

Source	I	Cycles	
Format	Opcode	Operand	
NOP	20h		4

OR Bitwise OR OR

 $\begin{array}{lll} \textbf{Syntax:} & \textbf{Operation:} \\ \textbf{OR A, expr} & \text{acc} \leftarrow \text{acc} \lor k \\ \textbf{OR A, [expr]} & \text{acc} \leftarrow \text{acc} \lor [k] \\ \textbf{OR A, [X + expr]} & \text{acc} \leftarrow \text{acc} \lor [X + k] \\ \textbf{OR [expr], A} & [k] \leftarrow \text{acc} \lor [k] \\ \textbf{OR [X + expr], A} & [X + k] \leftarrow \text{acc} \lor [X + k] \\ \end{array}$

Description: A bitwise OR of a value; k, [k] or [X+ k] and the contents of the accumulator. The result

is placed in either the accumulator, [k] or [X+k] according to the field just to the right of

the opcode.

Condition Flags:

CF: Always cleared.

ZF: Set if the result is zero; cleared otherwise.

Source	l I	Cycles	
Format	Opcode	Operand	
OR A, expr	0Dh	Immediate byte	4
OR A, [expr]	0Eh	Direct address byte	6
OR A, [X+expr]	0Fh	Offset byte	7
OR [expr], A	33h	Direct address byte	7
OR [X+ expr], A	34h	Offset byte	8

POP Pop Data Stack into Register POP

Description: Place the contents of the top of the stack into the designated register. Increment the data

stack pointer.

Condition Flags:

Source	Machine Code		Cycles
Format	Opcode	Operand	
POP A	2Bh		4
POP X	2Ch		4

PUSH Push Register into Data Stack PUSH

SyntaxOperationPUSH A $dsp \leftarrow dsp - 1$ $[dsp] \leftarrow acc$ PUSH X $dsp \leftarrow dsp - 1$

 $dsp \leftarrow dsp - 1$ $[dsp] \leftarrow X$

Description: Decrement the data stack pointer. Push the contents of the designated register onto the

data stack.

Condition Flags:

CF: Carry flag unaffected. ZF: Zero flag unaffected.

Source	Machine Code		Cycles
Format	Opcode	Operand	
PUSH A	2Dh		5
PUSH X	2Eh		5

RET Return RET

Syntax: RET

Operation: $psp \leftarrow psp - 2$

 $pc \leftarrow [psp]$

Description: Pop two bytes off of the program stack into the program counter.

Condition Flags: Depends on A or B versions CPUs

A version:

CF: Carry restored to the value that was pushed onto the program stack. ZF: Zero restored to the value that was pushed onto the program stack.

B version:

CF: Carry unchanged by this instruction. ZF: Zero unchanged by this instruction.

Source	Opcode	Machine Code		Cycles
Format		Operand Comments		
RET	3FH		A: flags restored	8
RET	3FH		B: flags returned	8

RETI

Return from Interrupt

RETI

Syntax: RETI B CPU only.

Operation: $psp \leftarrow psp - 2$

 $pc \leftarrow [psp]$

Description: Pop two bytes off of the program stack into the program counter, and re-enables

interrupts.

Condition Flags:

CF: Carry restored to the value that was pushed onto the program stack. ZF: Zero restored to the value that was pushed onto the program stack.

Source	Opcode	Mac	Machine Code		
Format		Operand Comments			
RETI	73H		flags restored	8	

RLC Rotate Left through Carry RLC

Syntax: RLC A or RLC

Operation: $CF \leftarrow b_7 - - - - b_0 \leftarrow$

Description: Shifts all bits of the accumulator one place to the left. Bit 0 is loaded with the carry flag.

The most significant bit of the accumulator is loaded into the carry flag.

Condition Flags:

CF: Set if the MSB of the accumulator was set, before the shift, cleared otherwise.

ZF: Set if the result is zero; cleared otherwise.


Source	I	Cycles	
Format	Opcode Operand		
RLC A	3Dh		4

RRC

Rotate Right through Carry

RRC

Syntax: RRC A or RRC



Operation: Description:

Shifts all bits of the accumulator one place to the right. The carry flag is loaded into the most significant bit of the accumulator, bit 7. Bit 0 of the accumulator is loaded into the Carry flag.

Condition Flags:

CF: Set if LSB of the accumulator was set, before the shift, cleared otherwise.

ZF: Set if the result is zero; cleared otherwise.

Source	Machine Code		Cycles
Format	Opcode Operand		
RRC A	3Eh		4

SUB Subtract without Borrow SUB

Syntax:Operation:SUB A, expr $acc \leftarrow acc - k$ SUB A, [expr] $acc \leftarrow acc - [k]$ SUB A, [X + expr] $acc \leftarrow acc - [X + k]$

 $\textbf{Description:} \qquad \text{Subtracts a value; } k, [k] \text{ or } [X+k] \text{ from the contents of the accumulator and places the} \\$

result in the accumulator.

Condition Flags:

CF: Set if, treating the numbers as unsigned, the result < 0; cleared otherwise.

ZF: Set if the result is zero; cleared otherwise.

Source	l	Cycles	
Format	Opcode Operand		
SUB A, expr	07h	Immediate byte	4
SUB A, [expr]	08h	Direct address byte	6
SUB A, [X+expr]	09h	Offset byte	7

SBB Subtract with Borrow SBB

Syntax: Operation:

SBB A, expr $acc \leftarrow acc - (k + cf)$ SBB A, [expr] $acc \leftarrow acc - ([k] + cf)$ SBB A, [X + expr] $acc \leftarrow acc - ([X + k] + cf)$

Description: Subtracts a value; k, [k] or [X+k], plus the carry flag, from the contents of the

accumulator and places the result in the accumulator.

Condition Flags:

CF: Set if, treating the numbers as unsigned, the result < 0; cleared otherwise.

ZF: Set if the result is zero; cleared otherwise.

Source	I	Cycles	
Format	Opcode Operand		
SBB A, expr	0Ah	Immediate byte	4
SBB A, [expr]	0Bh	Direct address byte	6
SBB A, [X+expr]	0Ch	Offset byte	7

SWAP Swap SWAP

 $\begin{array}{ccc} \textbf{Syntax:} & \textbf{Operation:} \\ \textbf{SWAP A, X} & & t \leftarrow X \\ & X \leftarrow acc \\ & acc \leftarrow t \\ \textbf{SWAP A, DSP} & & t \leftarrow DSP \\ & DSP \leftarrow acc \\ \end{array}$

 $acc \leftarrow t$

Description: Operates on either the X register or the data stack pointer. Use the temporary register to

facilitate a swap of the contents of the accumulator with that of the X register or the data

stack pointer.

Condition Flags:

Source	l I	Cycles	
Format	Opcode	Operand	
SWAP A, X	2Fh		5
SWAP A, DSP	30h		5

XOR Bitwise XOR XOR

Syntax:Operation:XOR A, expr $acc \leftarrow acc \oplus k$ XOR A, [expr] $acc \leftarrow acc \oplus [k]$ XOR A, [X + expr] $acc \leftarrow acc \oplus [X + k]$ XOR [expr], A $[k] \leftarrow acc \oplus [k]$ XOR [X+ expr], A $[X+k] \leftarrow acc \oplus [X+k]$

Description: A bitwise Exclusive OR of a value; k, [k] or [X+ k] and the contents of the accumulator.

The result is placed in either the accumulator, [k] or [X+k] according to the field just to

the right of the opcode.

Condition Flags:

CF: Cleared always.

ZF: Set if the result is zero; cleared otherwise.

Source	Machine Code		Cycles
Format	Opcode Operand		
XOR A, expr	13h	Immediate byte	4
XOR A, [expr]	14h Direct address byte		6
XOR A, [X+expr]	15h	Offset byte	7
XOR [expr], A	37h	Direct address byte	7
XOR [X+ expr], A	38h	Offset byte	8

XPAGE Memory Page XPAGE

Syntax: XPAGE
Operation: $pch \leftarrow pch + 1$

Description: Increment the upper byte of the program counter.

Condition Flags:

Source	Machine Code		Cycles
Format	Opcode Operand		
XPAGE	1Fh		4

Alphabetic Instruction Table

Source		Machine Code	Cycles	Bytes		Flags	
Format	Opcode	Operand	o jeres	25000	cf	zf	int
ADD A, expr	01h	Immediate byte	4	2	С	С	
ADD A, [expr]	02h	Direct address byte	6	2	С	С	
ADD A, [X+expr]	03h	Offset byte	7	2	С	С	
ADC A, expr	04h	Immediate byte	4	2	С	C	
ADC A, [expr]	05h	Direct address byte	6	2	С	С	
ADC A, [X+expr]	06h	Offset byte	7	2	С	С	
AND A, expr	10h	Immediate byte	4	2	С	С	
AND A, [expr]	11h	Direct address byte	6	2	С	С	
AND A, [X+expr]	12h	Offset byte	7	2	С	С	
AND [expr], A	35h	Direct address byte	7	2	С	С	
AND [X+ expr], A	36h	Offset byte	8	2	С	С	
ASL or ASL A	3Bh	•	4	1	С	С	
ASR or ASR A	3Ch		4	1	С	С	
CALL addr	9xh	address byte	10	2			
CALL addr	5xh	address byte	10	2			
CMP A, expr	16h	Immediate byte	5	2	С	С	
CMP A, [expr]	17h	Direct address byte	7	2	С	С	
CMP A, [X+expr]	18h	Offset byte	8	2	С	С	
CPL or CPL A	3Ah		4	1	1	С	
DEC A	25h		4	1	С	С	
DEC X	26h		4	1	С	С	
DEC [expr]	27h	direct address byte	7	2	С	С	
DEC [X+ expr]	28h	offset address byte	8	2	С	С	
DI	70h		4	1			0
EI	72h		4	1			1
HALT	00h		7	1			
INC A	21h		4	1	C	C	
INC X	22h		4	1	C	C	
INC [expr]	23h	direct address byte	7	2	C	C	
INC [X+ expr]	24h	offset address byte	8	2	C	C	
INDEX address	Fxh	address byte	14	2	C	C	
IORD address	29h	address byte	5	2			
IOWR address	2Ah	address byte	5	2			
IOWX [X+ expr]	39h	offset address byte	6	2			
IPRET	1Eh	IO address	13	2			
JACC address	Exh	address byte	7	2	C	C	
JC address	Cxh	address byte	5	2			
JMP address	8xh	address byte	5	2			
JNC address	Dxh	address byte	5	2			
JNZ address	Bxh	address byte	5	2			
JZ address	Axh	address byte	5	2			
MOV A, expr	19h	Immediate byte	4	2			
MOV A, [expr]	1Ah	Direct address byte	5	2			
MOV A, [X+expr]	1Bh	Offset byte	6	2			
MOV [expr], A	31h	Direct address byte	5	2			
MOV [X+ expr],A	32h	Offset byte	6	2			
MOV X, expr	1Ch	Immediate byte	4	2			
MOV X, [expr]	1Dh	Direct address byte	5	2			
	1						
MOV A,X MOV X,A	40h 41h		4	1 1			

Source	Machine Code		Cycles	Bytes	Flags		
Format	Opcode	Operand			cf	zf	int
MOV PSP,A	60h		4	1			
NOP	20h		4	1			
OR A, expr	0Dh	Immediate byte	4	2	С	С	
OR A, [expr]	0Eh	Direct address byte	6	2	С	С	
OR A, [X+expr]	0Fh	Offset byte	7	2	С	С	
OR [expr], A	33h	Direct address byte	7	2	С	C	
OR [X+ expr], A	34h	Offset byte	8	2	С	С	
POP A	2Bh		4	1			
POP X	2Ch		4	1			
PUSH A	2Dh		5	1			
PUSH X	2Eh		5	1			
RET (CPU A)	3Fh		8	1	С	С	
RET (CPU B)	3Fh		8	1			
RETI	73h		8	1	C	C	1
RLC or RLC A	3Dh		4	1	С	С	
RRC or RRC A	3Eh		4	1	С	С	
SUB A, expr	07h	Immediate byte	4	2	С	С	
SUB A, [expr]	08h	Direct address byte	6	2	С	С	
SUB A, [X+expr]	09h	Offset byte	7	2	С	C	
SBB A, expr	0Ah	Immediate byte	4	2	С	C	
SBB A, [expr]	0Bh	Direct address byte	6	2	С	C	
SBB A, [X+expr]	0Ch	Offset byte	7	2	С	C	
SWAP A, X	2Fh		5	1			
SWAP A, DSP	30h		5	1			
XOR A, expr	13h	Immediate byte	4	2	С	С	
XOR A, [expr]	14h	Direct address byte	6	2	С	С	
XOR A, [X+expr]	15h	Offset byte	7	2	С	С	
XOR [expr], A	37h	Direct address byte	7	2	С	С	
XOR [X+ expr], A	38h	Offset byte	8	2	С	С	
XPAGE	1Fh		4	1			

Instructions in bold are not available for both CPU types cf: carry flag, zf: zero flag, int: B CPU interrupt enable In Flag columns blank is unchanged, C is changed, and 0 or 1 is set to that value

CPU Product Identification Table

CI O I foduct facilification Table							
Product ID	CPU type	RAM	EPROM				
63000	63 / A CPU	128 bytes	2K bytes				
63001	63 / A CPU	128 bytes	4K bytes				
63100	63 / A CPU	128 bytes	2K bytes				
63101	63 / A CPU	128 bytes	4K bytes				
63200	63 / A CPU	128 bytes	2K bytes				
63201	63 / A CPU	128 bytes	4K bytes				
63411	64 / B CPU	256 bytes	4K bytes				
63412	64 / B CPU	256 bytes	6K bytes				
63413	64 / B CPU	256 bytes	8K -32 bytes				
63511	64 / B CPU	256 bytes	4K bytes				
63512	64 / B CPU	256 bytes	6K bytes				
63513	64 / B CPU	256 bytes	8K - 32 bytes				
64011	64 / B CPU	256 bytes	4K bytes				
64012	64 / B CPU	256 bytes	6K bytes				
64013	64 / B CPU	256 bytes	8K - 32 bytes				
64111	64 / B CPU	256 bytes	4K bytes				
64112	64 / B CPU	256 bytes	6K bytes				
64113	64 / B CPU	256 bytes	8K bytes				
65013	64 / B CPU	256 bytes	8K - 32 bytes				
65113	64 / B CPU	256 bytes	8K - 32 bytes				
66011	64 / B CPU	256 bytes	4K bytes				
66012	64 / B CPU	256 bytes	6K bytes				
66013	64 / B CPU	256 bytes	8K - 32 bytes				
66111	64 / B CPU	256 bytes	4K bytes				
66112	64 / B CPU	256 bytes	6K bytes				
66113	64 / B CPU	256 bytes	8K - 32 bytes				