



Figure 1. Z80 CPU Block Diagram



7



Figure 3. Z80 I/O Pin Configuration





Figure 4. Basic CPU Timing Example

# **Instruction Fetch**

Figure 5 depicts the timing during an M1 (opcode fetch) cycle. The PC is placed on the address bus at the beginning of the M1 cycle. One half clock cycle later the  $\overline{\text{MREQ}}$  signal goes active. At this time the address to the memory has had time to stabilize so that the falling edge of  $\overline{\text{MREQ}}$  can be used directly as a chip enable clock to dynamic memories. The  $\overline{\text{RD}}$  line also goes active to indicate that the memory read data should be enabled onto the CPU data bus. The CPU samples the data from the memory on the data bus with the rising edge of the clock of state T3 and this same edge is used by the CPU to turn off the  $\overline{\text{RD}}$  and  $\overline{\text{MREQ}}$  signals. Thus, the data has already been sampled by the CPU before the  $\overline{\text{RD}}$  signal becomes inactive. Clock state T3 and T4 of a fetch cycle are used to refresh dynamic memories. The CPU uses this time to decode and execute the fetched instruction so that no other operation could be performed at this time.

During T3 and T4, the lower seven bits of the address bus contain a memory refresh address and the  $\overline{\text{RFSH}}$  signal becomes active tindicating that a refresh read of all dynamic memories must be accomplished. An  $\overline{\text{RD}}$  signal is not generated during refresh time to prevent data from different memory



segments from being gated onto the data bus. The  $\overline{\text{MREQ}}$  signal during refresh time should be used to perform a refresh read of all memory elements. The refresh signal can not be used by itself because the refresh address is only guaranteed to be stable during  $\overline{\text{MREQ}}$  time.



Figure 5. Instruction Op Code Fetch

# **Memory Read Or Write**

Figure 6 illustrates the timing of memory read or write cycles other than an Op Code fetch cycle. These cycles are generally three clock periods long unless wait states are requested by the memory through the WAIT signal. The  $\overline{\text{MREQ}}$  signal and the  $\overline{\text{RD}}$  signal are used the same as in the fetch cycle. In a memory write cycle, the  $\overline{\text{MREQ}}$  also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The  $\overline{\text{WR}}$  line is active when data on the data bus is stable so that



it can be used directly as a R/W pulse to virtually any type of semiconductor memory. Furthermore, the  $\overline{WR}$  signal goes inactive one-half T state before the address and data bus contents are changed so that the overlap requirements for almost any type of semiconductor memory type is met.



Figure 6. Memory Read or Write Cycle

# Input or Output Cycles

Figure 7 illustrates an I/O read or I/O write operation. During I/O operations a single wait state is automatically inserted. The reason is that during I/O operations, the time from when the  $\overline{IORQ}$  signal goes active until the CPU must sample the  $\overline{WAIT}$  line is very short. Without this extra state, sufficient time does not exist for an I/O port to decode its address and activate the  $\overline{WAIT}$  line if a wait is required. Also, without this wait state, it is difficult to design MOS I/O devices that can operate at full CPU speed. During this wait state time, the  $\overline{WAIT}$  request signal is sampled.

During a read I/O operation, the  $\overline{\text{RD}}$  line is used to enable the addressed port onto the data bus just as in the case of a memory read. For I/O write operations, the  $\overline{\text{WR}}$  line is used as a clock to the I/O port.





Figure 7. Input or Output Cycles

# **Bus Request/Acknowledge Cycle**

Figure 8 illustrates the timing for a Bus Request/Acknowledge cycle. The BUSREQ signal is sampled by the CPU with the rising edge of the last clock period of any machine cycle. If the BUSREQ signal is active, the CPU sets its address, data, and tristate control signals to the high-impedance state with the rising edge of the next clock pulse. At that time, any external device can control the buses to transfer data between memory and I/O devices. (This operation is generally known as Direct Memory Access [DMA] using cycle stealing.) The maximum time for the CPU to respond to a bus request is the length of a machine cycle and the external controller can maintain control of the bus for as many clock cycles as is required. If very long DMA cycles are used, and dynamic memories are used, the external controller also performs the refresh function. This situation only occurs if very large blocks of data



are transferred under DMA control. During a bus request cycle, the CPU cannot be interrupted by either an  $\overline{\text{NMI}}$  or an  $\overline{\text{INT}}$  signal.



Figure 8. Bus Request/Acknowledge Cycle

# Interrupt Request/Acknowledge Cycle

Figure 9 illustrates the timing associated with an interrupt cycle. The CPU samples the interrupt signal ( $\overline{INT}$ ) with the rising edge of the last clock at the end of any instruction. The signal is not accepted if the internal CPU software controlled interrupt enable flip-flop is not set or if the BUSREQ signal is active. When the signal is accepted, a special M1 cycle is generated. During this special M1 cycle, the  $\overline{IORQ}$  signal becomes active (instead of the normal  $\overline{MREQ}$ ) to indicate that the interrupting device can place an 8-bit vector on the data bus. Two wait states are automatically added to this cycle. These states are added so that a ripple priority interrupt scheme can be easily implemented. The two wait states allow sufficient time for the ripple signals to stabilize and identify which I/O device must insert the response vector. Refer to Chapter 6 for details on how the interrupt response vector is utilized by the CPU.





Figure 9. Interrupt Request/Acknowledge Cycle

### Non-Maskable Interrupt Response

Figure 10 illustrates the request/acknowledge cycle for the non-maskable interrupt. This signal is sampled at the same time as the interrupt line, but this line takes priority over the normal interrupt and it can not be disabled under software control. Its usual function is to provide immediate response to important signals such as an impending power failure. The CPU response to a non-maskable interrupt is similar to a normal memory read operation. The only difference is that the content of the data bus is ignored while the processor automatically stores the PC in the external stack and jumps to location 0066H. The service routine for the non-maskable interrupt must begin at this location if this interrupt is used.





Figure 10. Non-Maskable Interrupt Request Operation

# HALT Exit

Whenever a software HALT instruction is executed, the CPU executes NOPs until an interrupt is received (either a non-maskable or a maskable interrupt while the interrupt flip-flop is enabled). The two interrupt lines are sampled with the rising clock edge during each T4 state as depicted in Figure 11. If a non-maskable interrupt has been received or a maskable interrupt has been received and the interrupt enable flip-flop is set, then the HALT state is exited on the next rising clock edge. The following cycle is an interrupt acknowledge cycle corresponding to the type of interrupt that was received. If both are received at this time, then the non-maskable one is acknowledged since it has highest priority. The purpose of executing NOP instructions while in the HALT state is a normal M1 (fetch) cycle except that the data received from the memory is ignored and a NOP instruction is forced internally to the CPU. The HALT acknowledge signal is active during this time indicating that the processor is in the HALT state.





Main Reg	gister Set	Alternate R	egister Set				
	<u> </u>	~		\ \			
Accumulator	Flags	Accumulator	Flags				
A	F	Α'	F'				
В	С	В'	В'	General			
D	E	D'	E'	> Purpose			
Н	L	Н'	L'	Registers			
Interrupt Vec	tor Memor F	y Refresh R					
Index Registe	er L	x s	pecial				
Index Registe	er l'	Y P	> Purpose Registers				
Stack Pointer	S	SP					
Program Cou	nter F	o					





# **Z80 Status Indicator Flags**

The flag registers (F and F') supply information to the user about the status of the Z80 at any given time. The bit positions for each flag is listed below:

7	6	5	4	3	2	1	0
S	Ζ	Х	N	Х	P/V	N	С

Symbol	Field Name
С	Carry Flag
Ν	Add/Subtract
P/V	Parity/Overflow Flag
Н	Half Carry Flag
Ζ	Zero Flag
S	Sign Flag
Х	Not Used

Each of the two flag registers contains 6 bits of status information that are set or cleared by CPU operations. (Bits 3 and 5 are not used.) Four of these bits (C, P/V, Z, and S) may be tested for use with conditional JUMP, CALL, or RETURN instructions. Two flags may not be tested (H, N) and are used for BCD arithmetic.

# **Carry Flag**

The Carry Flag (C) is set or cleared depending on the operation performed. For ADD instructions that generate a Carry, and SUB instructions that generate a Borrow, the Carry Flag sets. The Carry Flag is reset by an ADD instruction that does not generate a Carry, and by a SUB instruction that does not generate a Borrow. This saved Carry facilitates software routines



		Sou	rce														
		Imp	lied	Regi	ster	_	_	_	_	_	Reg	ndired	ct	11 inde	xed	Ext Addr.	Imme.
Destination	_	Ι	R	А	В	С	D	Е	F	L	(HL)	(BC)	(DE)	(IX+d)	(lY+d)	Inn)	n
Register	А	ED 57	ED 5F	7F	78	79	7A	7B	7C	7D	7E	0A	1A	FD 7E d	DD 7E d	FD 3A nn	FD 2E n
	В			47	40	41	42	43	44	45	46			DD 46 d	FD 46 d		DD D5 n
	С			4F	48	49	4A	4B	4C	4D	4E			DD 4E d	FD 4E d		DD DE n
	D			57	50	51	52	53	54	55	56			DD 56 d	FD 56 d		DD 1B n
	Е			5F	58	59	5A	5B	5C	5D	5E			DD 5E d	FD 5E d		DD 1E n
	Н			67	60	61	62	63	64	65	66			DD 66 d	FD 66 d		DD 2B n
	L			6F	68	69	6A	6B	6C	6D	6E			DD 6E d	FD 6E d		DD 36 n
Reg Indirect	(HL)			77	70	71	72	73	74	75							DD 78 D
	(BC)			02													
	(DE)			12													
INDEXED	(IX+d)			DD 77 d	DD 70 d	DD 71 d	DD 72 d	DD 73 d	DD 74 d	DD 75 d							DD 36 d n
	(IY+d)			FD 77 d	FD 70 d	FD 71 d	FD 72 d	FD 73 d	FD 74 d	FD 75 d							FD 36 d n
EXT, ADDR	(nn)			32 n n													
IMPLIED	Ι			ED 47													
	R			ED 4F													

### Table 2. 8-Bit Load Group LD



									Sour	irce				
					I	Regist	er			lmm. Ext.	Ext. Addr.	Reg. Indir.		
	Register		AF	BC	DE	HL	SP	IX	IY	nn	(nn)	(SP)		
		AF										P1		
		BC								01 n n	ED 4B n n	C1		
		DE								11 n n	ED 5B n n	D1		
		HL								21 n n	2A n n	E1		
		SP				F9		DD F9	FD F9	31 n n	ED 7B n n			
		IX								DD 21 n n	DD 2A n n	DD E1		
		IY								FD 21 n n	FD 2A n n	FD E1		
	EXT ADDR.	(nn)		ED 43 n n	ED 53 n n	22 n n	ED 73 n n	DD 22 n n	FD 22 n n					
PUSH Instructions $\rightarrow$	REG. IND.	(SP)	F6	C6	D6	E6		DD E6	FD E6					

### Table 3. 16-Bit Load Group LD \_\_\_t \_\_our \_\_, PUSH op and POP op

NOTE: The Push & Pop instruction adjust the SP after every execution.

POP Instructions



Destin	ation	Source	
Reg. Indir.	(DE)	Reg. Indir.	
		(HL)	
		(ED) A0	LDI - Load (DE) $\rightarrow$ (HL) Inc HL and DE, Dec BC
		(ED) B0	LDIR, - Load (DE) $\rightarrow$ (HL) Inc HL and DE, Dec BC, Repeat until BC = 0
		(ED) A8	LDD - Load (DE) $\rightarrow$ (HL) Inc HL and DE, Dec BC
		(ED) B8	LDDR - Load (DE) $\rightarrow$ (HL) Dec HL and DE, Dec BC, Repeat until BC = 0

### Table 5. Block Transfer Group

Г

Note:

٦

Reg HL points to source Reg DE points to destination Reg BC is byte counter

#### Table 6. Block Search Group

Search Location	
Reg. Indir.	
(HL)	
(ED) A1	CPI Inc HL, Dec BC
(ED) B1	CPRI. Inc HL, Dec BC Repeat until) BC = 0 or find match
(ED) A9	WD Dec HL and BC
(ED) B9	CPDR Dec HL and BC Repeat until BC = 0 or find match

Note: HL points to location in memory to be compared with accumulator contents BC Is byte counter

# **Arithmetic and Logical**

Table 7 lists all the 8-bit arithmetic operations that can be performed with the accumulator, also listed are the increment (INC) and decrement (DEC)



Five general-purpose arithmetic instructions operate on the accumulator or carry flag. These five are listed in Table 8. The decimal adjust instruction can adjust for subtraction as well as addition, making BCD arithmetic operations simple. Note that to allow for this operation the flag N is used. This flag is set if the last arithmetic operation was a subtract. The negate accumulator (NEG) instruction forms the two's complement of the number in the accumulator. Finally, notice that a reset carry instruction is not included in the Z80 because this operation can be easily achieved through other instructions such as a logical AND of the accumulator with itself.

Table 9 lists all the 16-bit arithmetic operations between 16-bit registers. There are five groups of instructions including add with carry and subtract with carry. ADC and SBC affect all the flags. These two groups simplify address calculation operations or other 16-bit arithmetic operations.

	Sou	Source												
	Reg	gister	r Add	lress	ing			Reg Indir.	Reg Indir. Indexed					
	А	В	С	D	Е	F	L	(HL)	(IX+d)	(lY+d)	n			
ADD	87	80	81	82	83	84	85	88	DD 86 d	FD 86 d	C6 n			
ADD W CARRY ADC	8F	88	89	8A	8B	8C	8D	8E	DD 8E d	FD 8E d	CE n			
SUBTRACT SUB	97	90	91	92	93	94	95	96	DD 96 d	FD 96 d	D6 n			
SUB w CARR SBC	9F	98	99	9A	9B	9C	9D	9E	DD 9E d	FD 9E d	DE n			
AND	A7	A0	A1	A2	A3	A4	A5	A6	DD A6 d	FD A6 d	E6 n			
XOR	AF	A8	A9	AA	AB	AC	AD	AE	DD AE d	FD AE d	EE n			

#### Table 7. 8-Bit Arithmetic and Logic



	Sou	Source													
	Re	giste	r Ado	dress	ing			Reg Indir.	Indexed		Immed.				
OR	B7	B0	B1	B2	B3	B4	В5	В6	DD B6 d	FD B6 d	F6 n				
COMPARE CP	BF	B8	B9	BA	BB	BC	BD	BE	DD BE d	FD BE d	FE n				
INCREMENT INC	3C	04	0C	14	1C	24	2C	34	DD 34 d	FD 34 d					
DECREMENT DEC	3D	05	0D	15	1D	25	2D	35	DD 35 d	FD 35 d					

#### Table 7.8

### Table 8. General-Purpose AF Operation

Decimal Adjust Acc, DAA	27
Complement Acc, CPL	2F
Negate Acc, NEG (2's complement	ED 44
Complement Carry Flag, CCF	3F
Set Carry Flag, SCF	37

#### Table 9. 16-Bit Arithmetic

S	our	ce				
BC	2	DE	HL	SP	IX	IY



			Sou	ce				
Destination		HL	09	19	29	39		
	ADD	IX	DD 09	DD 19		DD 39	DD 29	
		IY	FD 09	FD 19		FD 39		FD 29
	ADD with carry and set flags ADC	HL	ED 4A	ED 5A	ED 6A	ED 7A		
	SUB with carry and set flags SBC	HL	ED 42	ED 52	ED 62	ED 72		
	Increment INC		03	13	23	33	DD 23	FD 23
	Decrement DEC		DB	1B	2B	3B	DD 2B	FD 2B

#### Table 9. 16-Bit Arithmetic

### **Rotate and Shift**

A major feature of the Z80 is to rotate or shift data in the accumulator, any general-purpose register, or any memory location. All the rotate and shift Op Codes are depicted in Figure 10. Also included in the Z80 are arithmetic and logical shift operations. These operations are useful in a wide range of applications including integer multiplication and division. Two BCD digit rotate instructions (RRD and RLD) allow a digit in the accumulator to be rotated with the two digits in a memory location pointed to by register pair HL (See Figure 10). These instructions allow for efficient BCD arithmetic.





	Sou	urce											
Type of Rotate	A	В	C	D	E	F	L	(HL)	(IX+d)	(lY+d)		A	CY b <sub>7</sub> b <sub>0</sub> Rotate Left Circular
RCL	CB 07	CB 00	CB 01	CB 02	CB 03	CB 04	CB 06	CB 0E	DD CB d 06	FD CB d 06	RLCA	. D7	Rotate Right Circular
RRC	CB 0F	CB 08	CB 09	CB 0A	CB 06	CB 0C	CB 0D	CB 0E	DD CB d 0E	FD CB d 0E	RRCA	0F	
RL	CB 17	CB 10	CB 11	CB 12	CB 13	CB 14	CB 15	CB 16	DD CB d 16	FD CB d 16	RLA	17	Right
RR	CB 1F	CB 18	CB 19	CB 1A	CB 1B	CB 1C	CB 1D	CB 1E	DD CB d 1E	FD CB d 1E	RRA	1F	Left Arithmetic
SLA	CB 27	CB 20	CB 21	CB 22	CB 23	CB 24	CB 25	CB 26	DD CB d 26	FD CB d 26			
SRA	CB 2F	CB 28	CB 29	CB 2A	CB 2B	CB 2C	CB 2D	CB 2E	DD CB d 2E	FD CB d 2E			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
SRL	CB 3F	CB 38	CB 39	CB 3A	CB 3B	CB 3C	CB 3D	CB 3E	DD CB d 3E	FD CB d 3E			
								ED 6F					ACC
								ED 67					

#### Table 10. Rotates and Shifts

٦

### **Bit Manipulation**

The ability to set, reset, and test individual bits in a register or memory location is needed in almost every program. These bits may be flags in a general-purpose software routine, indications of external control

Г



		Regist	er Addre	essing					Reg. Indir.	Indexed	
Test	0	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
Bit		47	40	41	42	43	44	45	46	d	d
										46	46
										DD	FD
	1	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		4F	48	49	4A	48	4C	4D	4E	d	d
										4E	4E
										DD	FD
	2	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		57	50	51	52	53	54	55	56	d	d
										56	56
										DD	FD
	3	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		5F	58	59	5A	5B	5C	5D	5E	d	d
										46	46
										DD	FD
	4	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		67	60	61	62	63	64	65	66	d	d
										66	66
										DD	FD
	5	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		6F	68	69	6A	68	6C	6D	6E	d	d
										6E	6E
										DD	FD
	6	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		77	70	71	72	73	74	75	76	d	d
										76	76
										DD	DD
	7	C8	C8	C8	C8	C8	C8	CS	C8	C8	C8
		7F	78	79	7A	78	7C	7D	7E	d	d
				1			1			46	46

### Table 11. Bit Manipulation Group (Continued)



		Registe	er Addre	ssing					Reg. Indir.	Indexed	
Rest										DD	FD
Bit RES	0	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
KL5		87	80	81	82	83	84	85	86	d	d
										86	86
										DD	FD
	1	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		8F	88	89	8A	88	8C	8D	8E	d	d
										8E	8E
										DD	FD
	2	C8	C8	CS	C8	C8	C8	C8	C8	C8	C8
		97	90	91	92	93	94	95	96	d	d
										96	96
										DD	FD
	3	C8	C8	C8	C8	CS	C8	C8	C8	C8	C8
		9F	98	99	9A	98	90	90	9E	d	d
										9E	9E
										DD	FD
	4	C8	C8	C8	C8	C6	C8	C8	C8	C8	C8
		A7	AO	AI	A2	A3	A4	A5	A6	d	d
										A6	A6
										DD	FD
	5	C8	C8	C8	C8	08	C8	C8	C8	C8	C8
		AF	A8	A9	AA	AB	AC	AD	AE	d	d
										AE	AE
										DD	FD
	6	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		B7	B0	B1	82	B3	B4	B5	B6	d	d
										B6	B6
										DD	DD
	7	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		BF	B8	89	8A	B8	8C	BD	9E	d	d
										BE	BE

### Table 11. Bit Manipulation Group (Continued)

г



		Regist	er Addre	ssing			Reg. Indir.		Indexed		
Set										DD	FD
Bit SET	0	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
511		C7	C0	C1	C2	C3	C4	C5	C6	d	d
										C6	C6
										DD	FD
	1	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		CF	C8	C9	CA	C8	CC	CD	CE	d	d
										CE	CE
										DD	FD
	2	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		D7	DO	D1	D2	D3	D4	DS	D6	d	d
										D6	D6
										DD	FD
	3	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		DF	D8	09	DA	DS	DC	DD	DE	d	d
										DE	DE
										DD	FD
	4	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		E7	E0	E1	E2	E3	E4	E5	E6	d	d
										E6	E6
										DD	FD
	5	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		EF	E8	E9	EA	EB	EC	ED	EE	d	d
										EE	EE
										DD	FD
	6	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		F7	FO	F1	F2	F3	F4	FS	F6	d	d
										F6	F6
										DD	FD
	7	C8	C8	C8	C8	C8	C8	C8	C8	C8	C8
		FF	F8	F9	FA	FB	FC	FD	FE	d	d
										FE	FE

### Table 11. Bit Manipulation Group (Continued)



					Condition									
			Un- Cond.	Carry	Non Carry	Zero	Non Zero	Parity Even	Parity Odd	Sign Neg	Sign Pos	Reg B≠0		
JUMP JP	IMMED. EXT.	nn	C3 n n	D8 n n	D2 n n	CA n n	C2 n n	EA n n	E2 n n	FA n n	F2 n n			
JUMP JR	RELATIVE	PC+e	18 e-2	38 e-2	30 e-2	28 e-2	20 e-2							
JUMP JP	Register	(HL)	EB											
	INDIR.	(IX)	DD E9											
		(IY)	FD E9											
CALL	IMMED. EXT.	nn	CD n n	DC n n	D4 n n	CC n n	C4 n n	EC n n	E4 n n	FC n n	F4 n n			
Decrement B, Jump If Non Zero DJNZ	RELATIVE	PC+e										10 e-2		
Return RE	REGISTER	(SP)	C9	D8	D0	C8	C0	E8	E0	F8	F0			
Return From INT RETI	m INDIR.		ED 4D											
Return From Non Maskable INT RETN			ED 45											

### Table 12. Jump, Call, and Return Group

The instruction DJNZ is used to facilitate program loop control. This two byte, relative jump instruction decrements the B register and the jump occurs if the B register has not been decremented to zero. The relative displacement is expressed as a signed two's complement number. A simple example of its use is:

Address	Instruction	Comments
N, N+1	LD B, 7	: set B register to count of 7
N+2 to N+9	(Perform a sequence of instructions)	: loop to be performed 7 times
N+10,N+11	DJNZ -8	: to jump from N+12 to N+2
N + 12	(Next Instruction)	

69



Table 13 lists the eight Op Codes for the restart instruction. This instruction is a single byte call to any of the eight addresses listed. The simple mnemonic for these eight calls is also listed. This instruction is useful for frequently-used routines because memory consumption is minimized.

Table	13.	Restart	Group
-------	-----	---------	-------

		Op Code	
CALL Address	0000H	C7	RST 0
	0008H	CF	RST 8
	0010H	D7	RST 16
	0018H	DF	RST 24
	0020H	E7	RST 32
	0028H	EF	RST 40
	0030H	F7	RST 48
	0038H	FF	RST 56

### Input/Output

The Z80 has an extensive set of input and output instructions as shown in Table 14 and Table 15. The addressing of the input or output device can be either absolute or register indirect, using the C register. In the register indirect addressing mode, data can be transferred between the I/O devices and any of the internal registers. In addition, eight block transfer instructions have been implemented. These instructions are similar to the memory block transfers except that they use register pair HL for a pointer to the memory source (output commands) or destination (input commands) while register B is used as a byte counter. Register C holds the address of the port for which the input or output command is required. Because register B is eight bits in length, the I/O block transfer command handles up to 256 bytes.

In the instructions IN A, and OUT n, A, the I/O device address n appears in the lower half of the address bus (A7-A0) while the accumulator content



				Immed.	Register Indir.		
				(n)	(c)		
Input Destination	Input IN	Register Address	А	DB n	ED 7B		
			В		ED 40		
			С	ED 48			
			D		ED 50		
			Е		ED 58		
			Н		ED 60		
			L		ED 68		
	INI - input & inc HL, Dec B	Register Indir	(HL)		ED A2	Block Input	
	INIR - INP, Inc HL, Dec B, repeat IF B≠0				ED B2	Commands	
	IND - input & Inc Dec HL, Dec B				ED AA		
	INDR - input, Dec HL, Dec B, repeat IF B≠0				ED BA		

### Table 14. Input Group

72



#### Source Register Register Indir. В (HL) А С D Е Η L OUT Immed. D3 (r) n ED ED ED ED ED ED ED Reg (c) Ind. 79 41 49 51 59 61 69 OUT - output ED Block inc HL, dec B Output A3 Command OUT - output ED dec B, repeat if B≠0 B3 OUT - output ED dec HL and B AB OUTDR - output, dec HL and B, repeat IF B≠0 ED BB Port Destination Address

#### Table 15. Output group

#### Table 16. Miscellaneous CPU Control

NOP	00	
HALT	76	
Disable INT (EI)	F3	
Enable INT (EI)	FB	
Set INT mode 0	ED	8080A mode
IM0	46	
Set INT mode 1	ED	Call to location 0038H
IM1	56	
Set INT mode 2	ED	indirect call using register I and B
IM2	5E	bits from INTER device as a pointer