## Propeller Chip Quick Reference

 Spin Language| Spin Language |  |  |
| :---: | :---: | :---: |
| Command | $\begin{gathered} \text { Returns } \\ \text { Value } \end{gathered}$ | Description |
| ABORT＜Value〉 | $\checkmark$ | Exit from PUB／PRI method using abort status with optional return value． |
| BYTE Symbol＜［Count］〉 |  | Declare byte－sized symbol in VAR block． |
| 〈Symbol＞BYTE Data 〈［Count］〉 |  | Declare byte－aligned and／or byte－sized data in DAT block． |
| BYTE［BaseAddress］＜［Offset］〉 | $\checkmark$ | Read／write byte of main memory． |
| Symbol．BYTE 〈［Offset］〉 | $\checkmark$ | Read／write byte－sized component of word／long－sized variable． |
| BYTEFILL（StartAddress，Value，Count） |  | Fill bytes of main memory with a value． |
| BYTEMOVE（DestAddress，SrcAddress，Count） |  | Copy bytes from one region to another in main memory． |
| CASE CaseExpression <br> $\rightarrow 1$ MatchExpression ： <br> $\rightarrow$ Statement（s） <br> $\langle\rightarrow 1$ MatchExpression ： <br> $\rightarrow 1$ Statement（s）$\rangle$ <br> $\langle\rightarrow$ OTHER ： <br> $\rightarrow$ Statement（s）$\rangle$ |  | Compare expression against matching expression（s），execute code block if match found． MatchExpression can contain a single expression or multiple comma－delimited expressions． Expressions can be a single value（ex：10）or a range of values（ex：10．．15）． |
| CHIPVER | $\checkmark$ | Version number of the Propeller chip． |
| CLKFREQ | $\checkmark$ | Current System Clock frequency，in Hz． |
| CLKMODE | $\checkmark$ | Current clock mode setting． |
| CLKSET（Mode，Frequency） |  | Set both clock mode and System Clock frequency at run time． |
| CNT | $\checkmark$ | Current 32－bit System Counter value． |
| COGID | $\checkmark$ | Current cog＇s ID number；0－7． |
| COGINIT（CogID，SpinMethod 〈（ParameterList）$\rangle$ ，StackPointer） |  | Start or restart cog by ID to run Spin code． |
| COGINIT（CogID，AsmAddress，Parameter） |  | Start or restart cog by ID to run Propeller Assembly code． |
| COGNEW（SpinMethod 〈（ParameterList）${ }^{\text {a }}$ ，StackPointer） | $\checkmark$ | Start new cog for Spin code and get cog ID；0－7＝succeeded，$-1=$ failed． |
| COGNEW（AsmAddress，Parameter） | $\checkmark$ | Start new cog for Propeller Assembly code and get cog ID； $0-7=$ succeeded，$-1=$ failed． |
| COGSTOP（CogID） |  | Stop cog by its ID． |
| $\left.\left.\left.\begin{array}{l} \text { CON } \\ \text { Sym }=\operatorname{Exp}\langle((, \\ \hline \end{array}\right)\right) \text { Sym }=\text { Exp }\right\rangle . . .$ |  | Declare symbolic，global constants． |
|  |  | Declare global enumerations（incrementing symbolic constants）． |
| CONSTANT（ConstantExpression） | $\checkmark$ | Declare in－line constant expression to be completely resolved at compile time． |
| CTRA | $\checkmark$ | Counter A Control register． |
| CTRB | $\checkmark$ | Counter B Control register． |
| DAT $\langle$ Symbol $\rangle$ Alignment $\langle$ Size $\rangle\langle$ Data $\rangle\langle[$ Count $]\rangle\langle,\langle$ Size $\rangle$ Data $\langle[$ Count $]\rangle\rangle . .$. |  | Declare table of data，aligned and sized as specified． |
| $\begin{aligned} & \text { DAT } \\ & \langle\text { Symbol }\rangle\langle\text { Condition }\rangle \text { Instruction }\langle\text { Effect(s) }\rangle \end{aligned}$ |  | Denote Propeller Assembly instruction． |
| DIRA $\left\langle\left[\operatorname{Pin}(\mathrm{s})\right.\right.$ ］${ }^{\text {c }}$ | $\checkmark$ | Direction register for 32－bit port A． |
| FILE＂FileName＂ |  | Import external file as data in DAT block． |
| FLOAT（IntegerConstant） | $\checkmark$ | Convert integer constant expression to compile－time floating－point value in any block． |
| FRQA | $\checkmark$ | Counter A Frequency register． |
| FRQB | $\checkmark$ | Counter B Frequency register． |
|  |  | Test condition（s）and execute block of code if valid． IF and ELSEIF each test for TRUE．IFNOT and ELSEIFNOT each test for FALSE． |
| INA $\langle[\operatorname{Pin}(\mathrm{s})]$ ］ | $\checkmark$ | Input register for 32－bit ports A． |
| LOCKCLR（ID） | $\checkmark$ | Clear semaphore to false and get its previous state；TRUE or FALSE． |
| LOCKNEW | $\checkmark$ | Check out new semaphore and get its ID； $0-7$ ，or -1 if none were available． |
| LOCKRET（ID） |  | Return semaphore back to semaphore pool，releasing it for future LOCKNEW requests． |
| LOCKSET（ID） | $\checkmark$ | Set semaphore to true and get its previous state；TRUE or FALSE． |
| LONG Symbol＜［Count］〉 |  | Declare long－sized symbol in VAR block． |
| 〈Symbol＞LONG Data 〈［Count］〉 |  | Declare long－aligned and／or long－sized data in DAT block． |
| LONG［BaseAddress］＜［Offset］〉 | $\checkmark$ | Read／write long of main memory． |
| LONGFILL（StartAddress，Value，Count） |  | Fill longs of main memory with a value． |
| LONGMOVE（DestAddress，SrcAddress，Count） |  | Copy longs from one region to another in main memory． |
| LOOKDOWN（Value：ExpressionList） | $\checkmark$ | Get the one－based index of a value in a list． |
| LOOKDOWNZ（Value：ExpressionList） | $\checkmark$ | Get the zero－based index of a value in a list． |
| LOOKUP（Index：ExpressionList） | $\checkmark$ | Get value from a one－based index position of a list． |
| LOOKUPZ（Index：ExpressionList） | $\checkmark$ | Get value from a zero－based index position of a list． |
| NEXT |  | Skip remaining statements of REPEAT loop and continue with the next loop iteration． |


| Spin Language（continued．．．） |  |  |
| :---: | :---: | :---: |
| Command | $\begin{array}{\|c\|} \hline \text { Returns } \\ \text { Value } \end{array}$ | Description |
|  |  | Declare symbol object references． |
| OUTA＜$[\operatorname{Pin}(\mathrm{s})]$ 〉 | $\checkmark$ | Output register for 32－bit port A． |
| PAR | $\checkmark$ | Cog Boot Parameter register． |
| PHSA | $\checkmark$ | Counter A Phase Lock Loop（PLL）register． |
| PHSB | $\checkmark$ | Counter B Phase Lock Loop（PLL）register． |
| $\begin{aligned} & \text { PRI Name }\langle(\text { Par }\langle, \text { Par }\rangle \ldots)\rangle\langle: R \operatorname{Val}\rangle\langle\mid L \operatorname{Var}\langle[C n t]\rangle\rangle\langle, L \operatorname{Var}\langle[C n t]\rangle\rangle \ldots \\ & \text { SourceCodeStatements } \end{aligned}$ |  | Declare private method with optional parameters，return value and local variables． |
| PUB Name $\langle($ Par $\langle$, Par $\rangle \ldots)\rangle\langle: R V a l\rangle\langle\mid ~ L V a r\langle[C n t]\rangle\rangle\langle, L V a r\langle[C n t]\rangle\rangle \ldots$ SourceCodeStatements |  | Declare public method with optional parameters，return value and local variables． |
| QUIT |  | Exit from REPEAT Ioop immediately． |
| REB00T |  | Reset the Propeller chip． |
| REPEAT 〈Count〉 <br> $\rightarrow \mathrm{I}$ Statement（s） |  | Execute code block repetitively，either infinitely，or for a finite number of iterations． |
| REPEAT Variable FROM Start TO Finish〈STEP Delta〉 $\rightarrow$ I Statement（S） |  | Execute code block repetitively，for finite，counted iterations． |
| REPEAT（（UNTIL WHILE））Condition（s） $\rightarrow$ Statement（s） |  | Execute code block repetitively，zero－to－many conditional iterations． |
| REPEAT <br> $\rightarrow$ Statement（s） <br> （（UNTIL：WHILE））Condition（s） |  | Execute code block repetitively，one－to－many conditional iterations． |
| RESULT | $\checkmark$ | Return value variable for PUB／PRI methods． |
| RETURN＜Value〉 | $\checkmark$ | Exit from PUB／PRI method with optional return Value． |
| ROUND（FloatConstant） | $\checkmark$ | Round floating－point constant to the nearest integer at compile－time，in any block． |
| SPR［Index］ | $\checkmark$ | Special Purpose Register array． |
| STRCOMP（StringAddress1，StringAddress2） | $\checkmark$ | Compare two strings for equality． |
| STRING（StringExpression） | $\checkmark$ | Declare in－line string constant and get its address． |
| STRSIZE（StringAddress） | $\checkmark$ | Get size，in bytes，of zero－terminate string． |
| TRUNC（FloatConstant） | $\checkmark$ | Remove fractional portion from floating－point constant at compile－time，in any block． |
| VAR <br> $\quad$ Size Symbol $\langle[$ Count $]\rangle\langle(($, <br> Size $))$ Symbol $\langle[$ Count $]\rangle\rangle . .$. |  | Declare symbolic global variables． |
| VCFG | $\checkmark$ | Video Configuration register． |
| VSCL | $\checkmark$ | Video Scale register． |
| WAITCNT（Value） |  | Pause cog＇s execution temporarily． |
| WAITPEQ（State，Mask，Port） |  | Pause cog＇s execution until I／O pin（s）match designated state（s）． |
| WAITPNE（State，Mask，Port） |  | Pause cog＇s execution until I／O pin（s）do not match designated state（s）． |
| WAITVID（Colors，Pixels） |  | Pause cog＇s execution until its Video Generator is available for pixel data． |
| WORD Symbol＜［Count］〉 |  | Declare word－sized symbol in VAR block． |
| ＜Symbol〉 WORD Data＜［Count］〉 |  | Declare word－aligned and／or word－sized data in DAT block． |
| WORD［BaseAddress］＜［Offset］〉 | $\checkmark$ | Read／write word of main memory． |
| Symbol．WORD〈［Offset］〉 | $\checkmark$ | Read／write word－sized component of long－sized variable． |
| WORDFILL（StartAddress，Value，Count） |  | Fill words of main memory with a value． |
| WORDMOVE（DestAddress，SrcAddress，Count） |  | Copy words from one region to another in main memory． |



| Propeller Assembly Language（continued．．．） |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction |  |  | Description | Z Result | C Result | Result | Clocks |
| HUBOP | Destinatio | 〈\＃〉Operation | Perform a hub operation． | Result＝ 0 | －－－ | Not Written | 7．．22＊ |
| JMP | 〈\＃〉Addre |  | Jump to address unconditionally． | Result $=0$ | －－－ | Not Written | 4 |
| JMPRET | RetInstAd | 〈\＃〉DestAddr | Jump to address with intention to＂return＂to another address． | Result $=0$ | －－－ | Written | 4 |
| LOCKCLR | ID |  | Clear semaphore to False and get its previous state． | －－－ | Prior Lock State | Not Written | 7．．22＊ |
| LOCKNEW | NewlD |  | Check out new semaphore and get its ID． | Result $=0$ | No Lock Free | Written | 7．．22＊ |
| LOCKRET | ID |  | Return semaphore back for future＂new semaphore＂requests． | －－－ | －－－ | Not Written | 7．．22＊ |
| LOCKSET | ID |  | Set semaphore to true and get its previous state． | －－－ | Prior Lock State | Not Written | 7．．22＊ |
| MAX | Value1， | 〈\＃〉Value2 | Limit maximum of unsigned value to another unsigned value． | D $=$ S | Unsigned（ D ＜S） | Written | 4 |
| MAXS | SValue1， | 〈\＃〉SValue2 | Limit maximum of signed value to another signed value． | D $=$ S | Signed（ D ＜S ） | Written | 4 |
| MIN | Value1， | 〈\＃〉Value2 | Limit minimum of unsigned value to another unsigned value． | D $=$ S | Unsigned（ D ＜S ） | Written | 4 |
| MINS | SValue1， | 〈\＃〉SValue2 | Limit minimum of signed value to another signed value． | D＝S | Signed（ $\mathrm{D}<\mathrm{S}$ ） | Written | 4 |
| MOV | Destinatio | 〈\＃〉Value | Set register to a value． | Result $=0$ | S［31］ | Written | 4 |
| MOVD | Destinatio | 〈\＃〉Value | Set register＇s destination field to a value． | Result $=0$ | －－－ | Written | 4 |
| MOVI | Destination | 〈\＃〉Value | Set register＇s instruction field to a value． | Result＝ 0 | －－－ | Written | 4 |
| MOVS | Destination | 〈\＃〉Value | Set register＇s source field to a value． | Result $=0$ | －－－ | Written | 4 |
| MUXC | Destination | 〈\＃〉Mask | Set discrete bits of value to state of C． | Result $=0$ | Parity of Result | Written | 4 |
| MUXNC | Destination | 〈\＃〉Mask | Set discrete bits of value to state of ！C． | Result $=0$ | Parity of Result | Written | 4 |
| MUXNZ | Destinatio | 〈\＃〉Mask | Set discrete bits of value to state of ！$Z$ ． | Result $=0$ | Parity of Result | Written | 4 |
| MUXZ | Destinatio | 〈\＃〉Mask | Set discrete bits of value to state of Z． | Result $=0$ | Parity of Result | Written | 4 |
| NEG | NValue， | 〈\＃〉SValue | Get negative of a number． | Result $=0$ | S［31］ | Written | 4 |
| NEGC | RValue， | 〈\＃〉Value | Get value，or its additive inverse，based on C． | Result $=0$ | S［31］ | Written | 4 |
| NEGNC | RValue， | 〈\＃〉Value | Get value，or its additive inverse，based on ！C． | Result $=0$ | S［31］ | Written | 4 |
| NEGNZ | RValue， | 〈\＃〉Value | Get value，or its additive inverse，based on ！Z． | Result $=0$ | S［31］ | Written | 4 |
| NEGZ | RValue， | 〈\＃〉Value | Get value，or its additive inverse，based on Z ． | Result $=0$ | S［31］ | Written | 4 |
| NOP |  |  | No operation，just elapse four clock cycles． | －－－ | －－－ | －－－ | 4 |
| OR | Value1， | 〈\＃〉Value2 | Bitwise OR values． | Result $=0$ | Parity of Result | Written | 4 |
| RCL | Value， | 〈\＃〉Bits | Rotate C left into value by specified number of bits． | Result $=0$ | D［31］ | Written | 4 |
| RCR | Value， | 〈\＃〉Bits | Rotate C right into value by specified number of bits． | Result $=0$ | D［0］ | Written | 4 |
| RDBYTE | Value， | 〈\＃〉Address | Read byte of main memory． | Result＝ 0 | －－－ | Written | 7．．22＊ |
| RDLONG | Value， | 〈\＃\Address | Read long of main memory． | Result $=0$ | －－－ | Written | 7．．22＊ |
| RDWORD | Value， | 〈\＃〉Address | Read word of main memory． | Result＝ 0 | －－－ | Written | 7．．22＊ |
| RET |  |  | Return to address． | Result＝ 0 | －－－ | Not Written | 4 |
| REV | Value， | 〈\＃〉Bits | Reverse LSBs of value and zero－extend． | Result $=0$ | D［0］ | Written | 4 |
| ROL | Value， | 〈\＃〉Bits | Rotate value left by specified number of bits． | Result $=0$ | D［31］ | Written | 4 |
| ROR | Value， | 〈\＃〉Bits | Rotate value right by specified number of bits． | Result $=0$ | D［0］ | Written | 4 |
| SAR | Value， | 〈\＃〉Bits | Shift value arithmetically right by specified number of bits． | Result $=0$ | D［0］ | Written | 4 |
| SHL | Value， | 〈\＃〉Bits | Shift value left by specified number of bits． | Result＝ 0 | D［31］ | Written | 4 |
| SHR | Value， | 〈\＃〉Bits | Shift value right by specified number of bits． | Result＝ 0 | D［0］ | Written | 4 |
| SUB | Value1， | 〈\＃〉Value2 | Subtract unsigned values． | Result $=0$ | Unsigned Borrow | Written | 4 |
| SUBABS | Value， | 〈\＃〉SValue | Subtract absolute value from another value． | Result $=0$ | Unsigned Borrow | Written | 4 |
| SUBS | SValue1， | 〈\＃〉SValue2 | Subtract signed values． | Result＝ 0 | Signed Underflow | Written | 4 |
| SUBSX | SValue1， | 〈\＃〉SValue2 | Subtract signed value plus C from another signed value． | Z \＆（Result＝0） | Signed Underflow | Written | 4 |
| SUBX | Value1， | 〈\＃〉Value2 | Subtract unsigned value plus C from another unsigned value． | Z \＆（Result＝0） | Unsigned Borrow | Written | 4 |
| SUMC | SValue1， | 〈\＃〉SValue2 | Sum signed value with another whose sign is inverted based on C． | Result＝ 0 | Signed Overflow | Written | 4 |
| SUMNC | SValue1， | 〈\＃〉SValue2 | Sum signed value with another whose sign is inverted based on ！C． | Result $=0$ | Signed Overflow | Written | 4 |
| SUMNZ | SValue1， | 〈\＃〉SValue2 | Sum signed value with another whose sign is inverted based on ！Z． | Result $=0$ | Signed Overflow | Written | 4 |
| SUMZ | SValue1， | 〈\＃〉SValue2 | Sum signed value with another whose sign is inverted based on Z ． | Result $=0$ | Signed Overflow | Written | 4 |
| TEST | Value1， | 〈\＃〉Value2 | Bitwise AND values to affect flags only． | Result＝ 0 | Parity of Result | Not Written | 4 |
| TESTN | Value1， | 〈\＃〉Value2 | Bitwise AND value with NOT of another to affect flags only． | Result＝ 0 | Parity of Result | Not Written | 4 |
| TJNZ | Value， | 〈\＃〉Address | Test value and jump to address if not zero． | Result＝ 0 | 0 | Not Written | 4 or $8^{* *}$ |
| TJZ | Value， | 〈\＃〉Address | Test value and jump to address if zero． | Result $=0$ | 0 | Not Written | 4 or $8 *$ |
| WAITCNT | Target， | 〈\＃〉Delta | Pause execution temporarily． | Result＝ 0 | Unsigned Carry | Written | $5+$ |
| WAITPEQ | State， | 〈\＃〉Mask | Pause execution until I／O pin（s）match designated state（s）． | －－－ | －－－ | Not Written | $5+$ |
| WAITPNE | State， | 〈\＃〉Mask | Pause execution until I／O pin（s）don＇t match designated state（s）． | －－－ | －－－ | Not Written | 5＋ |
| WAITVID | Colors， | 〈\＃〉Pixels | Pause execution until Video Generator can take pixel data． | Result $=0$ | －－－ | Not Written | $5+$ |
| WRBYTE | Value， | 〈\＃〉Address | Write byte to main memory． | －－－ | －－－ | Not Written | 7．．22＊ |
| WRLONG | Value， | 〈\＃〉Address | Write long to main memory． | －－－ | －－－ | Not Written | 7．．22＊ |
| WRWORD | Value， | 〈\＃〉Address | Write word to main memory． | －－－ | －－－ | Not Written | 7．．22＊ |
| XOR | Value1， | 〈\＃〉Value2 | Bitwise XOR values． | Result＝ 0 | Parity of Result | Written | 4 |

Hub instructions require 7 to 22 clock cycles to execute depending on the relation between its moment of execution and the cog＇s hub access window．Since cogs run independent of the hub，they must sync to the hub to execute hub instructions．Cogs receive an＂access window＂every 16 clocks．The first hub instruction in a sequence will take 0 to 15 clocks to sync and 7 clocks afterwards to execute； $0+7$ to $15+7=7$ to 22 clock cycles．After that instruction，there are 9 （16－7）free clocks before the cog＇s next access window；enough time for two 4 －clock instructions．Beware that hub instructions can cause timing to appear indeterminate；particularly the first hub instruction in a sequence．
＊＊Conditional－Jump instructions require extra clock cycles if a jump is not required．These instructions take 4 clock cycles if a jump is required and 8 clock cycles if no jump is required． Since loops utilizing these instructions typically need to be fast，they are optimized in this way for speed．
Propeller Quick Reference v1．5•10／19／2007•＠Parallax Inc．

| Math and Logic Operators |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Level ${ }^{1}$ | Operator |  | Constant Expressions ${ }^{3}$ |  | $\begin{aligned} & \text { Is } \\ & \text { Unary } \end{aligned}$ | Description |
|  | Normal | Assign ${ }^{2}$ |  |  |  |  |
|  |  |  | Integer | Float |  |  |
| Highest <br> （0） | －－ | always |  |  | $\checkmark$ | Pre－decrement（－－X）or post－decrement（X－－）． |
|  | ＋＋ | always |  |  | $\checkmark$ | Pre－increment（＋＋X）or post－increment（ $\mathrm{X}++$ ）． |
|  | ～ | always |  |  | $\checkmark$ | Sign－extend bit $7(\sim X)$ or post－clear to $0(X \sim)$ ． |
|  | ～ | always |  |  | $\checkmark$ | Sign－extend bit $15(\sim \sim X)$ or post－set to－1（X～～）． |
|  | ？ | always |  |  | $\checkmark$ | Random number forward（？X）or reverse（X？）． |
|  | © | never | $\checkmark$ |  | $\checkmark$ | Symbol address． |
|  | ＠＠ | never |  |  | $\checkmark$ | Object address plus symbol． |
| 1 | ＋ | never | $\checkmark$ | $\checkmark$ | $\checkmark$ | Positive（＋X）；unary form of Add． |
|  | － | if solo | $\checkmark$ | $\checkmark$ | $\checkmark$ | Negate（－X）；unary form of Subtract． |
|  | $\wedge \wedge$ | if solo | $\checkmark$ | $\checkmark$ | $\checkmark$ | Square root． |
|  | 11 | if solo | $\checkmark$ | $\checkmark$ | $\checkmark$ | Absolute value． |
|  | 1＜ | if solo | $\checkmark$ |  | $\checkmark$ | Bitwise：Decode 0 － 31 to long w／single－high－bit． |
|  | ＞1 | if solo | $\checkmark$ |  | $\checkmark$ | Bitwise：Encode long to $0-32$ ；high－bit priority． |
|  | ！ | if solo | $\checkmark$ |  | $\checkmark$ | Bitwise：NOT． |
| 2 | ＜－ | ＜－＝ | $\checkmark$ |  |  | Bitwise：Rotate left． |
|  | －＞ | －＞＝ | $\checkmark$ |  |  | Bitwise：Rotate right． |
|  | ＜＜ | ＜＜＝ | $\checkmark$ |  |  | Bitwise：Shift left． |
|  | ＞＞ | ＞＞＝ | $\checkmark$ |  |  | Bitwise：Shift right． |
|  | ～＞ | ～＞＝ | $\checkmark$ |  |  | Shift arithmetic right． |
|  | ＞＜ | ＞＜＝ | $\checkmark$ |  |  | Bitwise：Reverse． |
| 3 | \＆ | \＆$=$ | $\checkmark$ |  |  | Bitwise：AND． |
| 4 | 1 | ｜＝ | $\checkmark$ |  |  | Bitwise：OR． |
|  | $\wedge$ | $\wedge=$ | $\checkmark$ |  |  | Bitwise：XOR． |
| 5 | ＊ | ＊＝ | $\checkmark$ | $\checkmark$ |  | Multiply and return lower 32 bits（signed）． |
|  | ＊＊ | ＊＊＝ | $\checkmark$ |  |  | Multiply and return upper 32 bits（signed）． |
|  | 1 | ／＝ | $\checkmark$ | $\checkmark$ |  | Divide（signed）． |
|  | $1 /$ | ／／＝ | $\checkmark$ |  |  | Modulus（signed）． |
| 6 | ＋ | ＋＝ | $\checkmark$ | $\checkmark$ |  | Add． |
|  | － | －＝ | $\checkmark$ | $\checkmark$ |  | Subtract． |
| 7 | \＃＞ | \＃＞＝ | $\checkmark$ | $\checkmark$ |  | Limit minimum（signed）． |
|  | ＜\＃ | ＜\＃＝ | $\checkmark$ | $\checkmark$ |  | Limit maximum（signed）． |
| 8 | ＜ | ＜＝ | $\checkmark$ | $\checkmark$ |  | Boolean：Is less than（signed）． |
|  | $>$ | ＞＝ | $\checkmark$ | $\checkmark$ |  | Boolean：Is greater than（signed）． |
|  | ＜＞ | ＜＞＝ | $\checkmark$ | $\checkmark$ |  | Boolean：Is not equal． |
|  | ＝ | ＝＝＝ | $\checkmark$ | $\checkmark$ |  | Boolean：Is equal． |
|  | ＝$<$ | ＝＜＝ | $\checkmark$ | $\checkmark$ |  | Boolean：Is equal or less（signed）． |
|  | ＝＞ | ＝＞＝ | $\checkmark$ | $\checkmark$ |  | Boolean：Is equal or greater（signed）． |
| 9 | NOT | if solo | $\checkmark$ | $\checkmark$ | $\checkmark$ | Boolean：NOT（promotes non－0 to－1）． |
| 10 | AND | AND＝ | $\checkmark$ | $\checkmark$ |  | Boolean：AND（promotes non－0 to－1）． |
| 11 | OR | OR＝ | $\checkmark$ | $\checkmark$ |  | Boolean：OR（promotes non－0 to－1）． |
| Lowest （12） | $=$ | always | $n / \mathrm{a}^{3}$ | $n / \mathrm{a}^{3}$ |  | Constant assignment（CON blocks）． |
|  | ：＝ | always | $n / \mathrm{a}^{3}$ | $n / \mathrm{a}^{3}$ |  | Variable assignment（PUB／PRI blocks）． |

${ }^{1}$ Precedence level：higher－level operators evaluate before lower－level operators．Operators in same level are commutable；evaluation order does not matter．
${ }^{2}$ Assignment forms of binary（non－unary）operators are in the lowest precedence（level 12）．
${ }^{3}$ Assignment forms of operators are not allowed in constant expressions．

| Assembly Conditions |  |  |  |
| :---: | :---: | :---: | :---: |
| Condition | Instruction Executes | Condition | Instruction Executes |
| IF＿ALWAYS | always | IF＿NC＿AND＿Z | if C clear and Z set |
| IF＿NEVER | never | IF＿NC＿AND＿NZ | if C clear and Z clear |
| IF＿E | if equal（Z） | IF＿C＿OR＿Z | if $C$ set or $Z$ set |
| IF＿NE | if not equal（！Z） | IF＿C＿OR＿NZ | if C set or Z clear |
| IF＿A | if above（！C \＆！Z） | IF＿NC＿OR＿Z | if C clear or $Z$ set |
| IF＿B | if below（C） | IF＿NC＿OR＿NZ | if C clear or Z clear |
| IF＿AE | if above／equal（！C） | IF＿Z＿EQ＿C | if Z equal to C |
| IF＿BE | if below／equal（C Z ） | IF＿Z＿NE＿C | if $Z$ not equal to C |
| IF＿C | if C set | IF＿Z＿AND＿C | if $Z$ set and $C$ set |
| IF＿NC | if C clear | IF＿Z＿AND＿NC | if $Z$ set and $C$ clear |
| IF＿Z | if Z set | IF＿NZ＿AND＿C | if $Z$ clear and C set |
| IF＿NZ | if Z clear | IF＿NZ＿AND＿NC | if $Z$ clear and C clear |
| IF＿C＿EQ＿Z | if $C$ equal to $Z$ | IF＿Z＿OR＿C | if $Z$ set or C set |
| IF＿C＿NE＿Z | if $C$ not equal to $Z$ | IF＿Z＿OR＿NC | if $Z$ set or C clear |
| IF＿C＿AND＿Z | if $C$ set and $Z$ set | IF＿NZ＿OR＿C | if Z clear or C set |
| IF＿C＿AND＿NZ | if $C$ set and $Z$ clear | IF＿NZ＿OR＿NC | if Z clear or C clear |

## Constants（pre－defined）

| Constant ${ }^{1}$ | Description |
| :---: | :---: |
| CLKFREQ | Settable in Top Object File to specify System Clock frequency． |
| CLKMODE | Settable in Top Object File to specify application＇s clock mode． |
| XINFREQ | Settable in Top Object File to specify external crystal frequency． |
| FREE | Settable in Top Object File to specify application＇s free space． |
| STACK | Settable in Top Object File to specify application＇s stack space． |
| TRUE | Logical true：－1（\＄FFFFFFFF） |
| FALSE | Logical false：0（\＄00000000） |
| POSX | Max．positive integer：$\quad 2,147,483,647$（\＄7FFFFFFF） |
| NEGX | Max．negative integer：$-2,147,483,648$（\＄800000000） |
| PI | Floating－point Pl：$\quad \approx 3.141593$（\＄40490FDB） |
| RCFAST | Internal fast oscillator：\＄00000001（\％00000000001） |
| RCSLOW | Internal slow oscillator：\＄00000002（\％00000000010） |
| XINPUT | External clock／oscillator：$\$ 00000004$（\％00000000100） |
| XTAL1 | External low－speed crystal：\＄00000008（\％00000001000） |
| XTAL2 | External medium－speed crystal：\＄00000010（\％00000010000） |
| XTAL3 | External high－speed crystal：\＄00000020（\％00000100000） |
| PLL1X | External frequency times 1：\＄00000040（\％00001000000） |
| PLL2X | External frequency times 2：\＄00000080（\％00010000000） |
| PLL4X | External frequency times 4：\＄00000100（\％00100000000） |
| PLL8X | External frequency times 8：\＄00000200（\％01000000000） |
| PLL16X | External frequency times 16：\＄00000400（\％10000000000） |

＂Settable＂constants are defined in Top Object File＇s CON block．Most expect whole numbers，however＿CLKMODE uses Valid Clock Modes，below．

| Valid Clock Modes |  |  |  |
| :---: | :---: | :---: | :---: |
| Valid Expression | CLK Reg．Value | Valid Expression | ue |
| RCFAST | 0＿0＿0＿00＿000 | XTAL1＋PLL1X $0 \_1 \_1 \_01 \_011$ <br> XTAL1＋PLL2X $0 \_1 \_1 \_01 \_100$ |  |
| RCSLOW | 0＿0＿0＿00＿001 | XTAL1＋PLL4X <br> XTAL1＋PLL8X <br> XTAL1＋PLL16X | $\begin{aligned} & 0 \_1 \_1-01 \_101 \\ & 0 \_1 \_1 \_01 \_110 \end{aligned}$ |
| XINPUT | 0＿0＿1＿00＿010 |  |  |
| $\begin{aligned} & \text { XTAL1 } \\ & \text { XTAL2 } \\ & \text { XTAL3 } \end{aligned}$ | $\begin{aligned} & 0 \_0 \_1 \_01 \_010 \\ & 0 \_0 \_1 \_10 \_010 \\ & 0 \_0 \_1 \_11 \_010 \end{aligned}$ | $\begin{aligned} & \text { XTAL2 + PLL1X } \\ & \text { XTAL2 + PLL2X } \\ & \text { XTAL2 + PLL4X } \\ & \text { XTAL2 + PLL8X } \\ & \text { XTTL2 + PLL16X } \end{aligned}$ | $\begin{aligned} & 0 \text { 0_1_1_10_011 } \\ & 0 \_1-1-10-100 \\ & 0 \_1-1 \_10-101 \\ & 0-1-1 \_10-110 \\ & 0 \_1 \_1 \_10 \_111 \end{aligned}$ |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
| XINPUT＋PLL1X | 0＿1＿1＿00＿011 | XTAL3＋PLL1X <br> XTAL3＋PLL2X <br> XTAL3＋PLL4X <br> XTAL3＋PLL8X <br> XTAL3＋PLL16X | 0＿1＿1＿11＿011 |
| XINPUT＋PLL2X | 0＿1＿1＿00＿100 |  | 0＿1＿1＿11＿100 |
| XINPUT＋PLL4X | 0＿1＿1＿00＿101 |  | 0＿1＿1＿11＿101 |
| XINPUT＋PLL8X | 0＿1＿1＿00＿110 |  | 0＿1＿1＿11＿110 |
| XINPUT＋PLL16X | 0＿1＿1＿00＿111 |  | 0＿1＿1＿11＿111 |


| AsSembly Directives |  |
| :--- | :--- |
| Directive | Description |
| FIT 〈Address〉 | Validate previous instr／data fit below an address． |
| ORG 〈Address〉 | Adjust compile－time cog address pointer． |
| $\langle$ Symbol $\rangle$ RES 〈Count $\rangle$ | Reserve next long（s）for symbol |


| AsSembly Effects |  |  |  |
| :---: | :--- | :---: | :--- |
| Effect | Results In | Effect | Results In |
| WC | C Flag modified | WR | Destination Register modified |
| WZ | Z Flag modified | NR | Destination Register not modified |

